IDT
/ ICS
LVCMOS/LVTTL FANOUT BUFFER 7 ICS8344AY-01 REV. C SEPTEMBER 9, 2008
ICS8344-01
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
TABLE 5. AC CHARACTERISTICS, V
DD
= V
DDO
= 3.3V±5%; V
DD
= 3.3V ± 5%, V
DDO
= 2.5V ± 5%;
V
DD
= V
DDO
= 2.5V ± 5%, TA = 0°C TO 70°C
lobmySretemaraPsnoitidnoCtseTmuminiMlacipyTmumixaMstinU
f
XAM
ycneuqerFtuptuOmumixaM 052zHM
t
DP
1ETON,yaleDnoitagaporPf zHM0025.25sn
t
tij
,rettiJesahPevitiddAreffuB
esahPevitiddAotrefer;SMR
noitceSrettiJ
:egnaRnoitargetnI,zHM25.551
zHM02-zH
k21
12.0sp
t
)b(ks
;wekSknaB
6,2ETON
]7:0[Q
egdegnisirehtnoderusaeM
Vfo
ODD
2/
58sp
]51:8[Q 081sp
]32:61[Q 001sp
t
)o(ks6,3ETON;wekStuptuO
egdegnisirehtnoderusaeM
Vfo
ODD
2/
002sp
t
)pp(ks6,4ETON;wekStraP-ot-traP
egdegnisirehtnoderusaeM
Vfo
ODD
2/
009sp
t
R
5ETON;emiTesiRtuptuO%07ot%03002008sp
t
F
5ETON;emiTllaFtuptuO%07ot%03002008sp
cdoelcyCytuDtuptuO
f zHM002t
ELCYC
52.0-2/t
ELCYC
2/t
ELCYC
52.0+2/%
zHM002=f52.25.257.2sn
t
NE
5ETON;emiTelbanEtuptuOzHM01=f5sn
t
SID
5ETON;emITelbasiDtuptuOzHM01=f4sn
VdnazHM002taderusaemsretemarapllA
PP
.esiwrehtodetonsselnupyt
VottniopgnissorctupnilaitnereffidehtmorfderusaeM:1ETON
ODD
.2/
.snoitidnocdaollauqehtiwdnaegatlovemasehttastuptuofoknabanihtiwwekssadenifeD:2ETON
.snoitidnocdaoll
auqehtiwdnaegatlovylppusemasehttastuptuofosknabssorcawekssadenifeD:3ETON
VtaderusaeM.snoitidnocdaollau
qehtiwdnaegatlovylppusemasehttastuptuoneewtebsadenifeD:4ETON
ODD
.2/
.noitcudorpnidetsettoN.noitaziretcarahcybdeetnaraugerasretemarapesehT:5ETON
.56dradnatSCEDEJhtiwecn
adroccanidenifedsiretemarapsihT:6ETON
IDT
/ ICS
LVCMOS/LVTTL FANOUT BUFFER 8 ICS8344AY-01 REV. C SEPTEMBER 9, 2008
ICS8344-01
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
ADDITIVE PHASE JITTER
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the
dBc Phase Noise.
This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz
As with most timing specifications, phase noise measurements
has issues relating to the limitations of the equipment. Often the
noise floor of the equipment is higher than the noise floor of the
band to the power in the fundamental. When the required offset
is specified, the phase noise is called a
dBc
value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
device. This is illustrated above. The device meets the noise floor
of what is shown, but can actually be lower. The phase noise is
dependent on the input source and measurement equipment.
OFFSET FROM CARRIER FREQUENCY (HZ)
SSB PHASE NOISE dBc/HZ
Additive Phase Jitter @
155.52MHz (12kHz to 20MHz) = 0.21ps typical
IDT
/ ICS
LVCMOS/LVTTL FANOUT BUFFER 9 ICS8344AY-01 REV. C SEPTEMBER 9, 2008
ICS8344-01
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
PARAMETER MEASUREMENT INFORMATION
3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT3.3V OUTPUT LOAD AC TEST CIRCUIT
SCOPE
Qx
LVCMOS
GND
1.65V±5%
-1.65V±5%
SCOPE
Qx
LVCMOS
GND
1.25V±5%
-1.25V±5%
DIFFERENTIAL INPUT LEVEL
V
CMR
Cross Points
V
PP
GND
CLK0,
CLK1
nCLK0,
nCLK1
V
DD
PART-TO-PART SKEW
tsk(o)
V
DDO
2
V
DDO
2
Qx
Qy
OUTPUT SKEW
tsk(pp)
V
DDO
2
V
DDO
2
Qx
Qy
PART 1
PART 2
V
DD
,
V
DDO
V
DD
,
V
DDO
2.5V OUTPUT LOAD AC TEST CIRCUIT
SCOPE
Qx
LVCMOS
GND
V
DDO
V
DD
2.05V±5%
-1.25V±5%
1.25V±5%

8344AY-01LFT

Mfr. #:
Manufacturer:
Description:
IC CLK BUFFER 2:24 250MHZ 48TQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet