74ABT16245B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4 — 19 August 2014 3 of 15
NXP Semiconductors
74ABT16245B
16-bit bus transceiver; 3-state
Fig 2. IEC logic symbol
*
*
(1>%$@
(1>%$@
(1>$%@
(1>$%@
$
$
$
$
$
$
$
$
$
%
%
%
%
%
%
%
2(
',5
DDD
$
$
$
$
$
$
$
%
%
%
%
%
%
%
%
%
2(
',5
74ABT16245B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4 — 19 August 2014 4 of 15
NXP Semiconductors
74ABT16245B
16-bit bus transceiver; 3-state
5. Pinning information
5.1 Pinning
5.2 Pin description
Fig 3. Pin configuration SOT370-1 (SSOP48) and SOT362-1 (TSSOP48)
$%7%
',5 2(
% $
% $
*1' *1'
% $
% $
9
&&
9
&&
% $
% $
*1' *1'
% $
% $
% $
% $
*1' *1'
% $
% $
9
&&
9
&&
% $
% $
*1' *1'
% $
% $
',5 2(
DDD







































Table 2. Pin description
Symbol Pin Description
1DIR, 2DIR 1, 24 direction control input
1B0 to 1B7 2, 3, 5, 6, 8, 9, 11, 12 data input/output
2B0 to 2B7 13, 14, 16, 17, 19, 20, 22, 23 data input/output
GND 4, 10, 15, 21, 28, 34, 39, 45 ground (0 V)
V
CC
7, 18, 31, 42 supply voltage
1OE
, 2OE 48, 25 output enable input (active LOW)
1A0 to 1A7 47, 46, 44, 43, 41, 40, 38, 37 data input/output
2A0 to 2A7 36, 35, 33, 32, 30, 29, 27, 26 data input/output
74ABT16245B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4 — 19 August 2014 5 of 15
NXP Semiconductors
74ABT16245B
16-bit bus transceiver; 3-state
6. Functional description
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
7. Limiting values
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability.
8. Recommended operating conditions
Table 3. Function table
[1]
Inputs Outputs
nOE nDIR nAn nBn
L L nAn = nBn inputs
L H inputs nBn = nAn
HXZZ
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
V
CC
supply voltage 0.5 +7.0 V
V
I
input voltage
[1]
1.2 +7.0 V
V
O
output voltage output in OFF-state or HIGH-state
[1]
0.5 +5.5 V
I
IK
input clamping current V
I
< 0 V 18 - mA
I
OK
output clamping current V
O
< 0 V 50 - mA
I
O
output current output in LOW-state - 128 mA
output in HIGH-state 64 - mA
T
j
junction temperature
[2]
-150C
T
stg
storage temperature 65 +150 C
Table 5. Operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
V
CC
supply voltage 4.5 5.5 V
V
I
input voltage 0 V
CC
V
V
IH
HIGH-level input voltage 2.0 - V
V
IL
LOW-level input voltage - 0.8 V
I
OH
HIGH-level output current 32 - mA
I
OL
LOW-level output current - 64 mA
t/V input transition rise and fall rate - 10 ns/V
T
amb
ambient temperature in free air 40 +85 C

74ABT16245BDGG,518

Mfr. #:
Manufacturer:
Nexperia
Description:
IC TXRX NON-INVERT 5.5V 48TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet