RT9073
10
DS9073-06 June 2017www.richtek.com
©
Copyright 2017 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.
PSRR vs. Frequency
-100
-80
-60
-40
-20
0
10 100 1000 10000 100000 1000000
Frequency (Hz)
PSRR (dB)
V
IN
= 3.5V, I
LOAD
= 150mA
V
IN
= 3V, I
LOAD
= 50mA
V
IN
= 3.5V, I
LOAD
= 50mA
Time (250μs/Div)
Line Transient
V
IN
= 2.4V to 5.5V, V
OUT
= 0.9V, I
LOAD
= 10mA
V
IN
(2V/Div)
V
OUT
(5mV/Div)
Time (50μs/Div)
Power On from EN
V
IN
= 5V
V
EN
(2V/Div)
V
IN
(2V/Div)
I
LOAD
(100mA/Div)
V
OUT
(2V/Div)
Time (25μs/Div)
Power Off from EN
V
IN
= 5V
V
EN
(2V/Div)
V
IN
(2V/Div)
I
LOAD
(100mA/Div)
V
OUT
(2V/Div)
Output Noise
-300
-270
-240
-210
-180
-150
-120
-90
-60
-30
0
30
60
90
120
150
180
210
240
270
300
012345678910
sec (m)
Noise (μV)
V
IN
= 2.9V, V
OUT
= 0.9V, I
LOAD
= 100mA
C
OUT
= 1μF, f = 10Hz to 100kHz
Output Noise
Time (250μs/Div)
Load Transient
V
IN
= 5V, V
OUT
= 3.3V, I
LOAD
= 10mA to 250mA
V
IN
(200mV/Div)
I
LOAD
(100mA/Div)
RT9073
11
DS9073-06 June 2017 www.richtek.com
©
Copyright 2017 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.
Application Information
Like any low dropout linear regulator, the RT9073’s
external input and output capacitors must be properly
selected for stability and performance. Use a 1μF or larger
input capacitor and place it close to the IC's VIN and GND
pins. Any output capacitor meeting the minimum 1mΩ
ESR (Equivalent Series Resistance) and effective
capacitance larger than 1μF requirement may be used.
Place the output capacitor close to the IC's VOUT and
GND pins. Increasing capacitance and decreasing ESR
can improve the circuit's PSRR and line transient response.
Enable
The RT9073 has an EN pin to turn on or turn off the
regulator, When the EN pin is in logic high, the regulator
will be turned on. The shutdown current is almost 0μA
typical. The EN pin may be directly tied to V
IN
to keep the
part on. The Enable input is CMOS logic and cannot be
left floating.
Adjustable Output Voltage Setting
Because of the small input current at the SNS pin, the
RT9073 with SNS pin also can work as an adjustable output
voltage LDO. Figure 3 gives the connections for the
adjustable output voltage application. The resistor divider
from VOUT to SNS sets the output voltage when in
regulation.
The voltage on the SNS pin sets the output voltage and is
determined by the values of R1 and R2. In order to keep
a good temperature coefficient of output voltage, the values
of R1 and R2 should be selected carefully to ignore the
temperature coefficient of input current at the SNS pin. A
current greater than 50μA in the resistor divider is
recommended to meet the above requirement. The
adjustable output voltage can be calculated using the
formula given in equation 1 :
OUT SNS
R1 + R2
V V (1)
R2

where V
SNS
is determined by the output voltage selections
in the ordering information of RT9073.
When we choose 39kΩ and 15kΩ as R1 and R2
respectively, and select a 0.9V output at SNS pin, the
adjustable output voltage will be set to around 3.24V. Its
Figure 4. Temperature Coefficient of Adjustable Output
Voltage
Output Voltage vs. Temperature
3.20
3.21
3.22
3.23
3.24
3.25
3.26
3.27
3.28
3.29
3.30
-50-25 0 25 50 75100125
Temperature (°C)
Output Voltage (V)
I
LOAD
= 1mA
The minimum recommended 50μA in the resistor divider
makes the application no longer an ultra low quiescent
LDO. Figure 5 is another fine adjustable output voltage
application can keep the LDO still operating in low power
consumption. The fine tune range is recommended to be
less than 50mV (R1 91kΩ) in order to keep a good
temperature coefficient of the output voltage.
Figure 5. Fine Adjustable Output Voltage Application
Circuit
There isn't extra current consumption in the above
application. But the temperature coefficient of output
voltage will be degraded by the input current at SNS pin.
If the tuning range is larger than 50mV, a compensation
capacitor (56pF) is required to keep the stability of output
voltage. The fine adjustable output voltage is calculated
using the formula given in equation2 :
OUT SNS SNS
V V + I R1 (2)
VIN
EN
VOUT
GND
RT9073
1µF
1µF
SNS
R1
56pF/NC
temperature coefficient in Figure 4 is still perfect in such
kind of application.
RT9073
12
DS9073-06 June 2017www.richtek.com
©
Copyright 2017 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.
Figure 6. Derating Curve of Maximum Power Dissipation
0.0
0.2
0.4
0.6
0.8
0 25 50 75 100 125
Ambient Temperature (°C)
Maximum Power Dissipation (W) 1
Four-Layer PCB
SOT-23-5
SC-70-5
where I
SNS
is the input Current at SNS pin (typical 550nA
at room temperature) and VSNS is determined by the
output voltage selections in the ordering information of
RT9073.
Current Limit
The RT9073 contains an independent current limiter, which
monitors and controls the pass transistor's gate voltage,
limiting the output current to 0.35A (typ.). The current
limiting level is reduced to around 250mA named fold-back
current limit when the output voltage is further decreased.
The output can be shorted to ground indefinitely without
damaging the part.
Thermal Considerations
For continuous operation, do not exceed absolute
maximum junction temperature. The maximum power
dissipation depends on the thermal resistance of the IC
package, PCB layout, rate of surrounding airflow, and
difference between junction and ambient temperature. The
maximum power dissipation can be calculated by the
following formula :
P
D(MAX)
= (T
J(MAX)
T
A
) / θ
JA
where T
J(MAX)
is the maximum junction temperature, T
A
is
the ambient temperature, and θ
JA
is the junction to ambient
thermal resistance.
For recommended operating condition specifications the
maximum junction temperature is 125°C and T
A
is the
ambient temperature. The junction to ambient thermal
resistance, θ
JA
, is layout dependent. For SOT-23-5
package, the thermal resistance, θ
JA
, is 218.1°C/W on a
standard JEDEC 51-7 four-layer thermal test board. For
SC-70-5 package, the thermal resistance, θ
JA
, is 342.3°C/
W on a standard JEDEC 51-7 four-layer thermal test board.
The maximum power dissipation at T
A
= 25°C can be
calculated by the following formula :
P
D(MAX)
= (125°C 25°C) / (218.1°CW) = 0.45W for
SOT-23-5 package
P
D(MAX)
= (125°C 25°C) / (342.3°CW) = 0.29W for
SC-70-5 package
The maximum power dissipation depends on the operating
ambient temperature for fixed T
J(MAX)
and thermal
resistance, θ
JA
. The derating curve in Figure 6 allows the
designer to see the effect of rising ambient temperature
on the maximum power dissipation.

EVB_RT9073N-33GB

Mfr. #:
Manufacturer:
Description:
EVAL BOARD, LOW-DROPOUT LINEAR REGULATOR
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet