LTM4603HV
7
4603hvfa
For more information www.linear.com/LTM4603HV
pin FuncTions
V
IN
(Bank 1): Power Input Pins. Apply input voltage be-
tween these pins and PGND pins. Recommend placing
input
decoupling capacitance directly between V
IN
pins
and PGND pins.
V
OUT
(Bank 3): Power Output Pins. Apply output load
between these pins and PGND pins. Recommend placing
output decoupling capacitance directly between these pins
and PGND pins. See Figure 17.
PGND (Bank 2): Power ground pins for both input and
output returns.
V
OSNS
–
(Pin M12): (–) Input to the Remote Sense Ampli-
fier. This pin connects to the ground remote sense point.
The
remote sense amplifier is used for V
OUT
≤3.3V. Tie
to INTV
CC
if not used.
V
OSNS
+
(Pin J12): (+) Input to the Remote Sense Ampli-
fier. This pin connects to the output remote sense point.
The
remote sense amplifier is used for V
OUT
≤3.3V. Tie
to ground if not used.
DIFFV
OUT
(Pin K12): Output of the Remote Sense Amplifier.
This pin connects to the V
OUT_LCL
pin. Leave floating if
remote sense amplifier is not used.
DRV
CC
(Pin E12): This pin normally connects to INTV
CC
for powering the internal MOSFET drivers. This pin can
be biased up to 6V from an external supply with
about
50mA
capability, or an external circuit shown in Figure
18. This improves efficiency at the higher input voltages
by reducing power dissipation in the module.
(See Package Description for Pin Assignment)
INTV
CC
(Pin A7): This pin is for additional decoupling of
the 5V internal regulator.
PLLIN (Pin A8): External Clock Synchronization Input
to the Phase Detector. This pin is internally terminated
to SGND with a 50k resistor. Apply a clock with a high
level above 2V and below INTV
CC
. See the Applications
Information section.
TRACK/SS (Pin A9): Output Voltage Tracking and Soft-
Start Pin. When the module is configured as a master
output, then a soft-start capacitor is placed on this pin
to ground to control the master ramp rate. A soft-start
capacitor can be used for soft-start turn on as a stand
alone regulator. Slave operation is performed by putting
a resistor divider from the master output to ground, and
connecting the center point of the divider to this pin. See
the Applications Information section.
MPGM (Pin A12): Programmable Margining Input. A re
-
sistor from this pin to ground sets a current that is equal
to
1.18V/R. This current multiplied by 10
kΩ will equal a
value in millivolts that is a percentage of the 0.6V refer-
ence voltage
. See the Applications Information section. To
parallel
LTM4603HVs, each requires an individual MPGM
resistor. Do not tie MPGM pins together.
f
SET
(Pin B12): Frequency Set Internally to 1MHz. An
external resistor can be placed from this pin to ground
to increase frequency. See the Applications Information
section for frequency adjustment.
MARG1
DRV
CC
V
FB
PGOOD
SGND
V
OSNS
+
DIFFV
OUT
V
OUT_LCL
V
OSNS
–
V
IN
PGND
V
OUT
f
SET
MARG0
RUN
COMP
MPGM
PLLIN
INTV
CC
TRACK/SS
LGA PACKAGE
118-LEAD (15mm × 15mm × 2.82mm)
TOP VIEW
