N34TS04
www.onsemi.com
13
Table 13. HIGH LIMIT REGISTER
B15 B14 B13 B12 B11 B10 B9 B8
0 0 0 Sign 128°C 64°C 32°C 16°C
B7 B6 B5 B4 B3 B2 B1 B0
8°C 4°C 2°C 1°C 0.5°C 0.25°C 0 0
Table 14. LOW LIMIT REGISTER
B15 B14 B13 B12 B11 B10 B9 B8
0 0 0 Sign 128°C 64°C 32°C 16°C
B7 B6 B5 B4 B3 B2 B1 B0
8°C 4°C 2°C 1°C 0.5°C 0.25°C 0 0
Table 15. TCRIT LIMIT REGISTER
B15 B14 B13 B12 B11 B10 B9 B8
0 0 0 Sign 128°C 64°C 32°C 16°C
B7 B6 B5 B4 B3 B2 B1 B0
8°C 4°C 2°C 1°C 0.5°C 0.25°C 0 0
Table 16. TEMPERATURE DATA REGISTER
B15 B14 B13 B12 B11 B10 B9 B8
TCRIT HIGH LOW Sign 128°C 64°C 32°C 16°C
B7 B6 B5 B4 B3 B2 B1 B0
8°C 4°C 2°C 1°C 0.5°C 0.25°C
(Note 25)
0.125°C
(Note 25)
0.0625°C
(Note 25)
25.When supported − as defined by Capability Register bits TRES (1:0); unsupported bits will read as 0
Bit
Description
B15 0: Temperature is below the TCRIT limit
1: Temperature is equal to or above the TCRIT limit
B14 0: Temperature is equal to or below the High limit
1: Temperature is above the High limit
B13 0: Temperature is equal to or above the Low limit
1: Temperature is below the Low limit
B12 0: Positive temperature
1: Negative temperature
N34TS04
www.onsemi.com
14
Register Data Format
The values used in the temperature data register and the 3
temperature trip point registers are expressed in two’s
complement format. The measured temperature value is
expressed with 12−bit resolution, while the 3 trip
temperature limits are set with 10−bit resolution. The total
temperature range is arbitrarily defined as 256°C, thus
yielding an LSB of 0.0625°C for the measured temperature
and 0.25°C for the 3 limit values. Bit B12 in all temperature
registers represents the sign, with a ‘0’ indicating a positive,
and a ‘1’ a negative value. In two’s complement format,
negative values are obtained by complementing their
positive counterpart and adding a ‘1’, so that the sum of
opposite signed numbers, but of equal absolute value, adds
up to zero.
Note that trailing ‘0’ bits, are ‘0’ irrespective of polarity.
Therefore the don’t care bits (B1 and B0) in the 10−bit
resolution temperature limit registers, are always ‘0’.
Table 17. 12−BIT TEMPERATURE DATA FORMAT
Binary (B12 to B0) Hex Temperature
1 1100 1001 0000 1C90 −55°C
1 1100 1110 0000 1CE0 −50°C
1 1110 0111 0000 1E70 −25°C
1 1111 1111 1111 1FFF −0.0625°C
0 0000 0000 0000 000 0°C
0 0000 0000 0001 001 +0.0625°C
0 0001 1001 0000 190 +25°C
0 0011 0010 0000 320 +50°C
0 0111 1101 0000 7D0 +125°C
Event Pin Functionality
The EVENT
output reacts to temperature changes as
illustrated in Figure 15, and according to the operating mode
defined by the Configuration register.
In Interrupt Mode, the (enabled) EVENT
output will be
asserted every time the temperature crosses one of the alarm
window limits, and can be de−asserted by writing a ‘1’ to the
clear event bit (B5) in the configuration register. Once the
temperature exceeds the critical limit, the EVENT
remains
asserted as long as the temperature stays above the critical
limit and cannot be cleared. A clear request sent to the
N34TS04 while the temperature is above the critical limit
will be acknowledged, but will be executed only after the
temperature drops below the critical limit.
In Comparator Mode, the EVENT
output is asserted
outside the alarm window limits, while in Critical
Temperature Mode, EVENT
is asserted only above the
critical limit. Clear requests are ignored in this mode. The
exact trip limits are determined by the 3 temperature limit
settings and the hysteresis offsets, as illustrated in Figure 16.
Following a TS shut−down request, the converter is
stopped and the most recently recorded temperature value
present in the TDR is frozen; the EVENT
output will continue
to reflect the state immediately preceding the shut−down
command. Therefore, if the state of the EVENT
output
creates an undesirable bus condition, appropriate action must
be taken either before or after shutting down the TS. This may
require clearing the event, disabling the EVENT output or
perhaps changing the EVENT
output polarity.
In normal use, events are triggered by a change in
recorded temperature, but the N34TS04 will also respond to
limit register changes. Whereas recorded temperature
values are updated at sampling rate frequency, limits can be
modified at any time. The enabled EVENT
output will react
to limit changes as soon as the respective registers are
updated. This feature may be useful during testing.
N34TS04
www.onsemi.com
15
Figure 15. Event Detail
TEMPERATURE
CRITICAL
UPPER
LOWER
ALARM
WINDOW
TIME
HYSTERESIS AFFECTS
THESE TRIP POINTS
EVENT
in “INTERRUPT” Mode
EVENT
in “INTERRUPT” Mode
EVENT
in “INTERRUPT” Mode
EVENT
in “COMPARATOR” Mode
EVENT
in “CRITICAL TEMP ONLY” Mode
Clear request executed immediately
Clear request acknowledged but execution delayed until measured temperature drops below the active Critical Temperature limit
Figure 16. Hysteresis Detail
BELOW
WINDOW BIT
ABOVE
WINDOW BIT
T
L
T
H
T
L
HYST
T
H
HYST

N34TS04MU3ETG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
SENSOR TEMP I2C/SMBUS 8UDFN
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet