VSC8491YJU-17

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability

whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction

with mission-critical equipment or applications. Any performance specifi cations are believed to be reliable but are not verifi ed, and Buyer must conduct and complete all performance and other testing of the products, alone

and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifi cations or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability

of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer.

Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in

this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Highlights

• IEEE 1588v2 compliant

• SFI/ SFP+ line cards or NICs

• 10GBASE-KR compliant backplane

transceivers

• Carrier Ethernet networks requiring IEEE

1588v2 timing

• Secure data center-to-data center

interconnects

• 10 GbE switch cards, router cards, and

NICs

Microsemi’s 10G/1G SerDes PHY provides MACsec, IEEE 1588v2, and

VeriTime™ is Microsemi's patent-pending timing technology that delivers the

industry’s most accurate IEEE 1588v2 timing implementation. IEEE1588v2

timing integrated in the PHY is the quickest, lowest cost method of

implementing the timing accuracy that is critical to maintaining existing

timing-critical capabilities during the migration from TDM to packet-based

architectures.

The VSC8491 device supports 1-step and 2-step PTP frames for ordinary

clock, boundary clock, and transparent clock applications, along with

complete Y.1731 OAM performance monitoring capabilities.

MACsec (IEEE 802.1AE) defi nes a set of protocols to meet the security

degradations of the PCB. The VSC8491 device provides full KR support,

including KR state machine, for autonegotiation and link optimization. The

transmit path incorporates a multitap output driver to provide fl exibility

to meet the demanding 10GBASE-KR (IEEE 802.3ap) Tx output launch

requirements.

A complete suite of BIST functionality includes line and client loopbacks

along with pattern generation and error detection. Highly fl exible clocking

options support LAN and WAN operation using single 156.25 MHz reference

clock rate inputs for seamless Synchronous Ethernet support. The VSC8491

device includes a failover switching capability for protection routing, along

MAC/NIC

10 GbE Line Card or NIC

VSC8491

RXAUI/

1 × 1G

RXAUI/

XAUI

Range of Support

• 9.95 Gbps WAN and 10.3 Gbps LAN operation, as well as

1.25 Gbps Ethernet support

• Supports all standard SFP+ applications

• Support for 10GBASE-KR (IEEE 802.3ap) for 10G backplanes,

including 1.25 Gbps and 10.3 Gbps auto-negotiation

• Adaptive equalization receiver and programmable, multitap

transmitter pre-emphasis

• Synchronous Ethernet support

• MDIO/SPI and two-wire serial slave management interfaces

Key Specifi cations

Flexibility

• Flexible clocking options enable Layer 1 support for

Synchronous Ethernet

• Passive copper cable support for minimum transmission cost

• VSC8488-15

• VSC8489

• VSC8490

VSC8491

WAN/LAN/Backplane RXAUI/XAUI to SFP+/KR 10 GbE SerDes PHY with VeriTime™ and MACsec