EL5001IREZ-T7

7
FN7376.2
January 31, 2005
EL5001 Test Board Circuit Layout
Block Diagram
1
2
3
4
16
15
14
13
5
6
7
12
11
9
8
10
20
19
18
17
TRI
EN
IN1
IN2
IN3
IN4
IN5
IN6
INV1
INV2
GND
VH
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
VL
NC
+
+
TRI
EN
IN1
IN2
IN3
IN4
IN5
IN6
INV1
INV2
R
10
OPEN
R
9
50
R
8
50
R
7
5050
R
6
50
R
5
50
R
4
50
R
3
50
R
2
OPEN
R
1
50
C
2
33nF
R
11
3.3
C
3
4.7µF
L
1
FERRITE BEAD
D
1
MBRM120LT3
V
S
+
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
C
7
500pF
C
8
500pF
C
9
500pF
C
10
500pF
C
11
500pF
C
12
500pF
L
2
FERRITE BEAD
C
5
33nF
R
12
3.3
C
6
4.7µF
D
2
MBRM120LT3
V
S
-
GND
LEVEL
SHIFTER
3-STATE
CONTROL
V
S
+
V
S
-
INPUT
GND
OE V
H
OUTPUT
V
L
EL5001
8
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN7376.2
January 31, 2005
Applications Information
The EL5001, a six channel high performance buffer, is
directed primarily as a clock driver to LPTS LCD display
applications. The six input channels are grouped into one
group of four inputs and one group of two inputs each with a
single pin (INV1 or INV2) to toggle the polarity from inverting
to non-inverting. Each channel consists of a single N-
channel low side driver and single P-channel high side
driver. These 11 devices pull the output to either the high or
low voltage on V
H
and V
L
respectively, depending on the
logic input signal.
A common 3-state pin is available that when activated will
pull all 6-channel outputs to the high impedance state.
Enable and disable pins turn shutdown both inputs and
outputs. Timing plots for 3-state, enable, and disable
functions are included in the characterization
documentation.
The EL5001 is available in either a 20-pin HTSSOP or QFN
(4mm x 4mm) packages to provide a choice for power
dissipation considerations.
Supply Voltage and Input Compatibility
The EL5001 is designed to operate at a maximum potential
range from 0V to 18V. Because the EL5001 does not contain
a true analog switch, the positive supply must always be 4V
higher than the negative supply.
All input pins are compatible with both 3V and 5V CMOS
signals. With the positive supply set to V
S
= 5V the EL5001
is compatible with TTL inputs.
Power Supply Bypassing
Due to the high switching currents generated by the EL5001
power supply bypassing is very important on both the
positive and negative supplies. A 4.7µF tantalum capacitor
can be used in parallel with a 0.1µF low-inductance ceramic
MLC capacitor. As with all bypass components, these should
be placed as close as possible to the supply pins. We also
recommend the V
L
and V
H
pins have some level of
bypassing especially when the device is driving highly
capacitive loads.
Power Dissipation Calculation
When switching at high speeds, or driving heavy loads, the
EL5001 drive capability is limited by the rise in die
temperature brought about by internal power dissipation. For
reliable operation die temperature must be kept below
T
JMAX
(125°C). It is necessary to calculate the power
dissipation for a given application prior to selecting package
type.
Power dissipation may be calculated:
where:
V
S
= Total power supply to the EL5001 (from V
S
+ to V
S
-)
V
OUT
= Swing on the output (V
H
- V
L
)
C
L
= Load capacitance
C
INT
= Internal load capacitance (80pF max)
I
S
= Quiescent supply current (3mA max)
f = Frequency
Having obtained the application's power dissipation, the
maximum junction temperature can be calculated:
where:
T
JMAX
= Maximum junction temperature (125°C)
T
MAX
= Maximum ambient operating temperature
PD = Power dissipation calculated above
JA
= Thermal resistance, junction to ambient, of the
application (package + PCB combination)
PD V
S
I
S
4
1
+ C
INT
V
S
2
f C
L
V
OUT
2
f +=
T
JMAX
T
MAX
JA
PD+=
EL5001

EL5001IREZ-T7

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Clock Drivers & Distribution EL5001IREZ 6-CH CLK DRIVER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union