MC74AC259DG

© Semiconductor Components Industries, LLC, 2015
March, 2015 − Rev. 7
1 Publication Order Number:
MC74AC259/D
MC74AC259, MC74ACT259
8-Bit Addressable Latch
The MC74AC259/74ACT259 is a high−speed 8−bit addressable
latch designed for general purpose storage applications in digital
systems. It is a multifunctional device capable of storing single line
data in eight addressable latches, and also a 1−of−8 decoder and
demultiplexer with active HIGH outputs. The device also incorporates
an active LOW Common Clear for resetting all latches, as well as an
active LOW Enable. It is functionally identical to the ALS259 8−bit
addressable latch.
Serial−to−Parallel Conversion
Eight Bits of Storage with Output of Each Bit Available
Random (Addressable) Data Entry
Active High Demultiplexing or Decoding Capability
Easily Expandable
Common Clear
These are Pb−Free Devices
1516 14 13 12 11 10
21 34567
V
CC
9
8
MR
E DQ
7
Q
6
Q
5
Q
4
A
0
A
1
A
2
Q
0
Q
1
Q
2
Q
3
GND
Figure 1. Pinout: 16−Lead Packages Conductors
(Top View)
A
0
A
1
A
2
ED
MR Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
Figure 2. Logic Symbol
MODE SELECT TABLE
E MR Mode
L H Addressable Latch
H H Memory
L L Active HIGH 8−Channel Demultiplexer
H L Clear
H = HIGH Voltage Level
L = LOW Voltage Level
www.onsemi.com
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
SOIC−16
D SUFFIX
CASE 751B
1
16
MARKING
DIAGRAM
xxx = AC or ACT
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb−Free Package
1
16
xxx259G
AWLYWW
MC74AC259, MC74ACT259
www.onsemi.com
2
MODE SELECT−FUNCTION TABLE
Operating
Mode
Inputs Outputs
MR E D A
0
A
1
A
2
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
Master Reset L H X X X X L L L L L L L L
Demultiplex
(Active HIGH
Decoder when
D = H)
L L d L L L Q = d L L L L L L L
L LdHLL LQ = dLLLLLL
L LdLHL L LQ = dLLLLL
••••• •••••••
••••• •••••••
••••• •••••••
L LdHHH L LLLLLLQ = d
Store
(Do Nothing)
H H X X X X q
0
q
1
q
2
q
3
q
4
q
5
q
6
q
7
Addressable
Latch
H L d L L L Q = d q
1
q
2
q
3
q
4
q
5
q
6
q
7
H LdHLL q
0
Q = d q
2
q
3
q
4
q
5
q
6
q
7
H LdLHL q
0
q
1
Q = d q
3
q
4
q
5
q
6
q
7
••••• •••••••
••••• •••••••
••••• •••••••
H L d H H H q
0
q
1
q
2
q
3
q
4
q
5
q
6
Q = d
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
d = HIGH or LOW Data one setup time prior to the LOW−to−HIGH Enable transition
q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed
or cleared.
FUNCTIONAL DESCRIPTION
The MC74AC259/74ACT259 has four modes of
operation as shown in the Mode Selection Table. In the
addressable latch mode, data on the Data line (D) is written
into the addressed latch. The addressed latch will follow the
data input with all non−addressed latches remaining in their
previous states in the memory mode. All latches remain in
their previous state and are unaffected by the Data or
Address inputs.
In
the one−of−eight decoding or demultiplexing mode, the
addressed output will follow the state of the D input with all
other outputs in the LOW state. In the clear mode all outputs
are LOW and unaffected by the address and data inputs.
When operating the MC74AC/ACT259 as an addressable
latch, changing more than one bit of the address could
impose a transient wrong address. Therefore, this should
only be done while in the memory mode. The Mode Select
Function Table summarizes the operations of the
MC74AC/ACT259.
MC74AC259, MC74ACT259
www.onsemi.com
3
MR
A
2
A
1
A
0
D
E
Q
7
Q
6
Q
5
Q
4
Q
3
Q
2
Q
1
Q
0
NOTE: This diagram is provided only for the understanding of logic
operations and should not be used to estimate propagation delays.
Figure 3. Logic Diagram

MC74AC259DG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Latches 2-6V 8-Bit Addressable
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet