CY7C460A/CY7C462A
CY7C464A/CY7C466A
Document #: 38-06011 Rev. *A Page 7 of 15
Switching Waveforms
[7]
(continued)
Full Flag and Write Data Flow-Through Mode
C460A13
R
W
FF
DATA IN
DATA
OUT
DATA VALID
DATA VALID
t
WAF
t
WPF
t
WFF
t
RFF
t
SD
t
HD
t
A
Empty Flag and Read Data Flow-Through Mode
C460A14
W
R
EF
DATA IN
DATA
OUT
DATA VALID
t
RAE
t
REF
t
WEF
t
HWZ
t
A
t
RPE
CY7C460A/CY7C462A
CY7C464A/CY7C466A
Document #: 38-06011 Rev. *A Page 8 of 15
Architecture
Resetting the FIFO
Upon power-up, the FIFO must be reset with a master reset
(MR
) cycle. This causes the FIFO to enter the empty condition
signified by the Empty flag (EF
) being LOW, and both the Half
Full (HF
), and Full flags (FF) being HIGH. Read (R) and Write
(W) must be HIGH t
RPW
/t
WPW
before and t
RMR
after the rising
edge of MR
for a valid reset cycle. If reading from the FIFO
after a reset cycle is attempted, the outputs will all be in the
high-impedance state.
Writing Data to the FIFO
The availability of at least one empty location is indicated by a
HIGH FF
. The falling edge of W initiates a write cycle. Data
appearing at the inputs (D
0
D
8
) t
SD
before and t
HD
after the
rising edge of W
will be stored sequentially in the FIFO.
The EF LOW-to-HIGH transition occurs t
WEF
after the first
LOW-to-HIGH transition of W
for an empty FIFO. HF goes
LOW t
WHF
after the falling edge of W following the FIFO actu-
ally being half full. Therefore, the HF
is active once the FIFO
is filled to half its capacity plus one word. HF
will remain LOW
while less than one half of total memory is available for writing.
The LOW-to-HIGH transition of HF
occurs t
RHF
after the rising
edge of R
when the FIFO goes from half full +1 to half full. HF
is available in standalone and width expansion modes. FF
goes LOW t
WFF
after the falling edge of W, during the cycle in
which the last available location is filled. Internal logic prevents
overrunning a full FIFO. Writes to a full FIFO are ignored and
the write pointer is not incremented. FF
goes HIGH t
RFF
after
a read from a full FIFO.
Reading Data from the FIFO
The falling edge of R
initiates a read cycle if the EF is not LOW.
Data outputs (Q
0
Q
8
) are in a high-impedance condition be-
tween read operations (R
HIGH), when the FIFO is empty, or
when the FIFO is not the active device in the depth expansion
mode.
When one word is in the FIFO, the falling edge of R
initiates a
HIGH-to-LOW transition of EF. When the FIFO is empty, the
outputs are in a high-impedance state. Reads to an empty
FIFO are ignored and do not increment the read pointer. From
the empty condition, the FIFO can be read t
WEF
after a valid
write.
Retransmit
The retransmit feature is beneficial when transferring packets
of data. It enables the receipt of data to be acknowledged by
the receiver and retransmitted if necessary. The retransmit
(RT
) input is active in the standalone and width expansion
modes. The retransmit feature is intended for use when a
Note:
13. Expansion out of device 1 (XO
1
) is connected to expansion in of device 2 (XI
2
).
Switching Waveforms
[7]
(continued)
Expansion TimingDiagrams
C460A15
R
W
XO
1
(XI
2
)
D
0
D
8
DATA VALID
DATA DATA
VALID
VALID
t
XOL
t
HD
t
SD
t
SD
t
HD
t
XOL
t
LZR
t
A
t
DVR
t
A
t
DVR
t
HZR
XO
1
(XI
2
)
Q
0
Q
8
C460A16
t
WR
t
RR
DATA VALID
t
XOH
t
XOH
[13]
[13]
CY7C460A/CY7C462A
CY7C464A/CY7C466A
Document #: 38-06011 Rev. *A Page 9 of 15
number of writes equal-to-or-less-than the depth of the FIFO
have occurred since the last MR
cycle. A LOW pulse on RT
resets the internal read pointer to the first physical location of
the FIFO. R
and W must both be HIGH while and t
RTR
after
retransmit is LOW. With every read cycle after retransmit, pre-
viously accessed data is read and the read pointer increment-
ed until equal to the write pointer. Full, Half Full, and Empty
flags are governed by the relative locations of the read and
write pointers and are updated during a retransmit cycle. Data
written to the FIFO after activation of RT
are transmitted also.
The full depth of the FIFO can be repeatedly retransmitted.
Standalone/Width Expansion Modes
Standalone and width expansion modes are set by grounding
expansion in (XI
) and tying first load (FL) to V
CC
prior to a MR
cycle. FIFOs can be expanded in width to provide word widths
greater than nine in increments of nine. During width expan-
sion mode, all control line inputs are common to all devices,
and flag outputs from any device can be monitored.
Depth Expansion Mode (see Figure 1)
Depth expansion mode is entered when, during a MR
cycle,
expansion out (XO
) of one device is connected to expansion
in (XI
) of the next device, with XO of the last device connected
to XI of the first device. In the depth expansion mode, the first
load (FL
) input, when grounded, indicates that this is the first
part to be loaded. All other devices must have this pin HIGH.
To enable the correct FIFO, XO
is pulsed LOW when the last
physical location of the previous FIFO is written to and is
pulsed LOW again when the last physical location is read.
Only one FIFO is enabled for Read and one is enabled for
Write at any given time. All other devices are in standby.
FIFOs can also be expanded simultaneously in depth and
width. Consequently, any depth or width FIFO can be created
with word widths in increments of nine. When expanding in
depth, a composite FF
is created by ORing the FFs together.
Likewise, a composite EF
is created by ORing EFs together.
HF
and RT functions are not available in depth expansion
mode.
Figure 1. Depth Expansion
CY7C460A
CY7C462A
CY7C464A
W
RS
XI
FL
EF
XO
FF
XI
FL
EF
XO
XI
FL
EF
XO
FF
R
EMPTY
FULL
D
0-8
Q
0-8
9
9
9
9
9
FF
V
CC
* FIRSTDEVICE
*
C460A17
CY7C460A
CY7C462A
CY7C464A
CY7C460A
CY7C462A
CY7C464A
CY7C466A
CY7C466A
CY7C466A

CY7C464A-15JC

Mfr. #:
Manufacturer:
Cypress Semiconductor
Description:
IC ASYN FIFO CASCA 32KX9 32-PLCC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet