N74F193D,602

Philips Semiconductors Product specification
74F193Up/down binary counter with separate up/down clocks
1995 Jul 17
4
LOGIC DIAGRAM
12
13
J
Q
CP
Q
S
D
R
D
KJ
Q
CP
Q
S
D
R
D
D0 D1 D3
Q1Q0
CP
D
PL
15 1
23
14
4
11
V
CC
= Pin 16
GND = Pin 8
KJ
Q
CP
Q
S
D
R
D
Q1
10
6
K
J
Q
CP
Q
S
D
R
D
Q1
9
7
MR
CP
U
5
TC
U
TC
D
D2
SF00749
FUNCTION TABLE
INPUTS OUTPUTS OPERATING
MR PL CP
U
CP
D
D0 D1 D2 D3 Q0 Q1 Q2 Q3 TC
U
TC
D
MODE
H X X L X X X X L L L L H L Reset (clear)
H X X H X X X X L LLLHH
L L X L L L L L L L L L H L
L L X H L L L L L LLLHH Parallel load
L L L X H H H H H HHHLH
L L H X H H H H H HHHHH
L H H X X X X Count up H
1
H Count up
L H H X X X X Count down H H
2
Count down
H = High voltage level
L = Low voltage level
X = Don’t care
= Low-to-High clock transition
NOTES:
TC
U
=CP
U
at terminal count up (HHHH)
TC
D
=CP
D
at terminal count down (LLLL)
Philips Semiconductors Product specification
74F193Up/down binary counter with separate up/down clocks
1995 Jul 17
5
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the
operating free-air temperature range.)
SYMBOL PARAMETER RATING UNIT
V
CC
Supply voltage –0.5 to +7.0 V
V
IN
Input voltage –0.5 to +7.0 V
I
IN
Input current –30 to +5.0 mA
V
OUT
Voltage applied to output in High output state –0.5 to +V
CC
V
I
OUT
Current applied to output in Low output state 40 mA
T
amb
Operating free-air temperature range 0 to +70
°
C
T
stg
Storage temperature –65 to +150
°
C
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
SYMBOL
PARAMETER
MIN NOM MAX
UNIT
V
CC
Supply voltage 4.5 5.0 5.5 V
V
IH
High-level input voltage 2.0 V
V
IL
Low-level input voltage 0.8 V
I
IK
Input clamp current –18 mA
I
OH
High-level output current –1 mA
I
OL
Low-level output current 20 mA
T
amb
Operating free-air temperature range 0 +70
°
C
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
NO TAG
LIMITS
SYMBOL PARAMETER TEST CONDITIONS
NO
TAG
MIN
TYP
NO TAG
MAX
UNIT
V
O
High level out
p
ut voltage
V
CC
= MIN
,
V
IL
= MAX
,
10%V
CC
2.5 V
V
OH
High
-
le
v
el
o
u
tp
u
t
v
oltage
V
CC
=
MIN,
V
IL
=
MAX,
I
OH
= MAX, V
IH
= MIN
5%V
CC
2.7 3.4 V
V
O
Low level out
p
ut voltage
V
CC
= MIN
,
V
IL
= MAX
,
10%V
CC
0.35 0.50 V
V
OL
Lo
w-
le
v
el
o
u
tp
u
t
v
oltage
V
CC
=
MIN,
V
IL
=
MAX,
I
OL
= MAX, V
IH
= MIN
5%V
CC
0.35 0.50 V
V
IK
Input clamp voltage V
CC
= MIN, I
I
= I
IK
–0.73 –1.2 V
I
I
Input current at maximum
input voltage
V
CC
= MAX, V
I
= 7.0V 100 µA
I
IH
High-level input current V
CC
= MAX, V
I
= 2.7V 20 µA
I
IL
Low-level input
CP
U
, CP
D
V
CC
= MAX V =05V
–1.8 mA
Low level
in ut
current
Others
V
CC
=
MAX
,
V
I
=
0
.
5V
–0.6 mA
I
OS
Short-circuit output current
NO TAG
V
CC
= MAX –60 –150 mA
I
CC
Supply current (total)
4
V
CC
= MAX 32 50 mA
NOTES:
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at V
CC
= 5V, T
amb
= 25°C.
3. Not more than one output should be shorted at a time. For testing I
OS
, the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting
of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any
sequence of parameter tests, I
OS
tests should be performed last.
4. Measure I
CC
with parallel load and Master reset inputs grounded, all other inputs at 4.5V and all outputs open.
Philips Semiconductors Product specification
74F193Up/down binary counter with separate up/down clocks
1995 Jul 17
6
AC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL PARAMETER TEST CONDITIONS
T
amb
= +25°C
V
CC
= +5.0V
C
L
= 50pF, R
L
= 500
T
amb
= 0°C to +70°C
V
CC
= +5.0V ± 10%
C
L
= 50pF, R
L
= 500
UNIT
MIN TYP MAX MIN MAX
f
MAX
Maximum clock frequency Waveform 1 100 125 90 MHz
t
PLH
t
PHL
Propagation delay
CP
U
or CP
D
to TC
U
or TC
D
Waveform 2
2.5
3.0
5.5
5.0
8.5
8.0
2.5
3.0
9.0
9.0
ns
ns
t
PLH
t
PHL
Propagation delay
CP
U
or CP
D
to Qn
Waveform 1
2.5
5.0
5.5
8.5
8.5
12.0
2.5
5.0
9.0
13.0
ns
ns
t
PLH
t
PHL
Propagation delay
D
n
to Qn
Waveform 4
2.0
6.0
4.0
9.5
7.0
13.5
1.5
6.0
8.0
15.0
ns
ns
t
PLH
t
PHL
Propagation delay
PL to Qn
Waveform 3
4.5
5.5
6.5
8.5
10.0
12.0
4.0
5.0
11.0
13.0
ns
ns
t
PHL
Propagation delay
MR to Qn
Waveform 5 5.0 7.5 11.0 5.0 12.0 ns
t
PLH
Propagation delay
MR to TC
U
Waveform 5 6.0 8.5 12.0 5.5 13.0 ns
t
PHL
Propagation delay
MR to TC
D
Waveform 5 5.0 7.5 11.0 5.0 12.0 ns
t
PLH
t
PHL
Propagation delay
PL
to TC
U
or TC
D
Waveform 3
6.0
6.0
9.5
9.0
13.5
12.0
6.0
6.0
15.0
13.0
ns
ns
t
PLH
t
PHL
Propagation delay
Dn to TC
U
or TC
D
Waveform 4
5.5
4.5
9.0
8.5
13.0
12.5
5.0
4.5
14.0
13.5
ns
ns
AC SETUP REQUIREMENTS
LIMITS
SYMBOL PARAMETER TEST CONDITIONS
T
amb
= +25°C
V
CC
= +5.0V
C
L
= 50pF, R
L
= 500
T
amb
= 0°C to +70°C
V
CC
= +5.0V ± 10%
C
L
= 50pF, R
L
= 500
UNIT
MIN TYP MAX MIN MAX
t
s
(H)
t
s
(L)
Setup time, High or Low
Dn to PL
Waveform 6
4.5
4.5
5.0
5.0
ns
ns
t
h
(H)
t
h
(L)
Hold time, High or Low
Dn to PL
Waveform 6
2.0
2.0
2.0
2.0
ns
ns
t
w
(L)
PL Pulse width
Low
Waveform 3 6.0 6.0 ns
t
w
(H)
t
w
(L)
CP
U
or CP
D
Pulse width
High or Low
Waveform 1
3.5
5.0
3.5
5.0
ns
ns
t
w
(L)
CP
U
or CP
D
Pulse width
Low (Change of direction)
Waveform 1 10.0 10.0 ns
t
w
(H)
MR Pulse width
High
Waveform 5 6.0 6.0 ns
t
rec
Recovery time,
PL to CP
U
or CP
D
Waveform 3 6.0 6.0 ns
t
rec
Recovery time
MR to CP
U
or CP
D
Waveform 5 4.0 4.0 ns

N74F193D,602

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
IC BINARY COUNTER UP/DOWN 16SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet