1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|Copyright Intersil Americas LLC 2005, 2006, 2012. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
128-Tap DCP, 16kbit EEPROM, and I
2
C Serial Interface
ISL96017
This device integrates a 128-tap digitally controlled
potentiometer, 16kbit of EEPROM, and a 2-wire I
2
C serial
interface. The device is powered by a single 3.3V supply. The
potentiometer is available with total resistance of either 10k
or 50k.
The memory is organized in 128 pages of 16 bytes each, to
reduce total programming time. All programming signals are
generated on-chip.
The potentiometer is implemented with a combination of
CMOS switches and resistor elements. The position of the
wiper can be stored in non-volatile memory and then be
recalled upon a subsequent power-up. The three terminals of
the potentiometer are available for use as either a variable
resistor or a resistor divider.
Features
Integrated Digitally Controlled Potentiometer
-128-Tap Positions
-10k50k Total Resistance
- Monotonic Over Temperature
- Non-Volatile Wiper Position Storage
- 0 to VDD Terminal Voltage
•I
2
C Serial Interface
•16kbit EEPROM
- 50 Years Retention @ 55°C
- 1,000,000 Cycles Endurance
Single 3.3
±0.3V Supply
3mm x 3mm Thin DFN Package – 0.8mm Max Thickness,
0.65mm Pitch
Pb-Free (RoHS Compliant)
SDA
SCL
WP
POWER-UP,
INTERFACE,
AND
CONTROL
LOGIC
16kbit
EEPROM
RH
RL
RW
FIGURE 1. BLOCK DIAGRAM
June 8, 2012
FN8243.2
N
O
T
R
E
C
O
M
M
E
N
D
E
D
FO
R
N
E
W
D
E
S
I
G
N
S
N
O
R
E
C
O
M
M
E
N
D
E
D
R
E
P
LA
C
E
M
E
N
T
c
o
nt
a
c
t
o
u
r
T
e
c
hn
i
c
a
l
S
up
po
r
t
C
e
nt
e
r
a
t
1
-
8
8
8
-
I
N
T
E
R
S
I
L
or
w
w
w
.
i
nt
e
r
s
i
l
.
c
o
m
/
t
s
c
ISL96017
2
FN8243.2
June 8, 2012
Pin Configuration
ISL96017
(8 LD TDFN)
TOP VIEW
RH
RW
RL
VDD
WP
SCL
SDA
GND
2
3
4
1
7
6
5
8
Pin Descriptions
PIN SYMBOL DESCRIPTION
1 RH “High” terminal of the DCP
2RWWiper terminal of the DCP
3 RL “Low” terminal of the DCP
4 VDD Power supply
5GNDGround
6 SDA Open drain serial interface data input/output
7 SCL Open drain serial interface clock input
8WP
Hardware write protection pin. Active low. Prevents any
“Write” operation to the device.
Ordering Information
PART NUMBER
(Notes 1, 2)
PART
MARKING
R
TOTAL
(k)
TEMP. RANGE
(°C)
PACKAGE
(Pb-free)
PKG.
DWG. #
ISL96017WIRT8Z 96017 WIZ 10 -40 to 85 8 Ld 3x3 TDFN L8.3x3A
ISL96017UIRT8Z 96017 UIZ 50 -40 to 85 8 Ld 3x3 TDFN L8.3x3A
NOTES:
1. Add “-T*” suffix for tape and reel. Please refer to TB347
for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
ISL96017
3
FN8243.2
June 8, 2012
Absolute Maximum Ratings Thermal Information
Storage Temperature: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to 150°C
Note: All Voltages with Respect to GND
Voltage at SCL, SDA, WP
: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 4V
Voltage at RH, RW, RL: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND to VDD
VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 4V
Lead Temperature (Soldering, 10s): . . . . . . . . . . . . . . . . . . . . . . . . . .300°C
Wiper Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±6mA
ESD (MIL-STD-883B, Method 3014). . . . . . . . . . . . . . . . . . . . . . . . . .>2000V
ESD (Machine Model). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >150V
Thermal Resistance (Typical)
JA
(°C/W)
JC
(°C/W)
8 Ld TDFN Package (Notes 3, 4). . . . . . . . . 52 5
Moisture Sensitivity (see Technical Brief TB363
). . . . . . . . . .Level 2
Maximum Junction Temperature (Plastic Package) . . . . . . . . . . . . . 150°C
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Ambient Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to 85°C
VDD Voltage for DCP Operation . . . . . . . . . . . . . . . . . . . . . . . . . 3.0V to 3.6V
Wiper Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -3mA to 3mA
Power Rating. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5mW
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTE:
3.
JA
is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech
Brief TB379
for details.
4. For
JC
, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications Over recommended operating conditions unless otherwise stated. All voltages with respect to GND. Boldface
limits apply over the operating temperature range, -40°C to +85°C.
SYMBOL PARAMETER TEST CONDITIONS
MIN
(Note 18)
TYP
(Note 5)
MAX
(Note 18) UNIT
IccdSby Standby Current at VDD Serial interface in standby 10 µA
IccdRd Read Current at VDD Reading with 400kHz at SCL 1 mA
IccdWr Write Current at VDD Writing to EEPROM 5 mA
I
LkgDig
Leakage Current at Pins SDA, SCL, and WP Pin voltage from GND to VDD -10 10 µA
I
LkgDCP
Leakage Current at RH, RW, RL Pin voltage from GND to VDD -1 1 µA
VDDRamp VDD Power-Up Ramp Rate 0.2 V/ms
t
DCP
(Note 17)
DCP Wiper Response Time SCL falling edge of last bit of DCP Data Byte to
wiper change
1.5 µs
t
D
Power-Up Delay VDD above 2.6V, to DCP Initial Value Register
recall completed, and I
2
C Interface in standby
state
3 ms
CH/CW/CL
(Note 17)
RH, RW, RL Pin Capacitance 10 pF
R
Total
Total Resistance W and U versions, respectively. T
A
= 25°C.
Measured between R
H
and R
L
pins.
10, 50 k
R
Total
Tolerance T
A
= 25°C. Measured between R
H
and R
L
pins.
-20 20 %
R
Wiper
Wiper Resistance V
DD
= 3.3V @ 25°C. Wiper current =
V
DD
/R
Total
100 300
DCP Resolution 7 Bits
DCP IN VOLTAGE DIVIDER MODE (0V at RL, VCC at RH; measured at RW unloaded)
FSerror
(Note 6, 7)
Full-Scale Error U option -2 -1 0 LSB
W option -5 -1 0 LSB
ZSerror
(Note 6, 8)
Zero-Scale Error U option 0 1 2 LSB
W option 0 1 5 LSB

ISL96017WIRT8Z-T

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Digital Potentiometer ICs ISL96017W IND 8LD
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union