13
FN8113.2
June 30, 2008
Power-Up and Power-Down Timing
SDA vs RESET/RESET Timing
V
CC
t
PURST
t
PURST
t
R
t
F
t
RPD
RESET
0V
V
TRIP
V
RVALID
V
RVALID
RESET
RESET/RESET Output Timing
SYMBOL PARAMETER MIN TYP MAX UNIT
V
TRIP
Reset Trip Point Voltage, X4003-4.5A, X4005-4.5A 4.5 4.62 4.75 V
Reset Trip Point Voltage, X4003, X4005 4.25 4.38 4.5 V
Reset Trip Point Voltage, X4003-2.7A, X4005-2.7A 2.85 2.92 3.0 V
Reset Trip Point Voltage, X4003-2.7, X4005-2.7 2.55 2.62 2.7 V
Reset Trip Point Voltage, X4003-1.8, X4005-1.8 1.7 1.75 1.8 V
t
PURST
Power-up Reset Time-out 100 200 400 ms
t
RPD
V
CC
Detect to Reset Output 500 ns
t
F
V
CC
Fall Time 10 ms
t
R
V
CC
Rise Time 0.1 ns
V
RVALID
Reset Valid V
CC
1V
SDA
t
CST
RESET
t
WDO
t
RST
t
WDO
t
RST
SCL
RESET
RESET/RESET Output Timing
SYMBOL PARAMETER MIN TYP MAX UNIT
t
WDO
Watchdog Time-out Period
WD1 = 1, WD0 = 1 (factory setting) OFF
WD1 = 1, WD0 = 0 100 200 300 ms
WD1 = 0, WD0 = 1 450 600 800 ms
WD1 = 0, WD0 = 0 1 1.4 2 sec
t
CST
CS Pulse Width to Reset the Watchdog 400 ns
t
RST
Reset Time-out 100 200 400 ms
X4003, X4005
14
FN8113.2
June 30, 2008
V
TRIP
Programming Timing Diagram
V
CC
(V
TRIP
)
WP
t
TSU
t
THD
t
VPH
t
VPS
V
P
V
TRIP
t
VPO
SCL
SDA
A0h
01h OR 03h
00h
t
RP
VTRIP Programming Parameters
PARAMETER DESCRIPTION MIN MAX UNIT
t
VPS
V
TRIP
Program Enable Voltage Set-up Time 1 µs
t
VPH
V
TRIP
Program Enable Voltage Hold Time 1 µs
t
TSU
V
TRIP
Set-up Time s
t
THD
V
TRIP
Hold (Stable) Time 10 ms
t
WC
V
TRIP
Write Cycle Time 10 ms
t
VPO
V
TRIP
Program Enable Voltage Off Time (Between Successive Adjustments) 0 µs
t
RP
V
TRIP
Program Recovery Period (Between Successive Adjustments) 10 ms
V
P
Programming Voltage 15 18 V
V
TRAN
V
TRIP
Programmed Voltage Range 1.7 5.0 V
V
ta1
Initial V
TRIP
Program Voltage Accuracy (V
CC
Applied - V
TRIP
) (Programmed At +25°C.) -0.1 +0.4 V
V
ta2
Subsequent V
TRIP
Program Voltage Accuracy [(V
CC
Applied - V
ta1
) - V
TRIP
. programmed at +25°C.) -25 +25 mV
V
tr
V
TRIP
Program Voltage Repeatability (Successive Program Operations. Programmed at +25°C.) -25 +25 mV
V
tv
V
TRIP
Program Variation After Programming (0°C to +75°C). (Programmed at +25°C) -25 +25 mV
X4003, X4005
15
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN8113.2
June 30, 2008
X4003, X4005
Mini Small Outline Plastic Packages (MSOP)
NOTES:
1. These package dimensions are within allowable dimensions of
JEDEC MO-187BA.
2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
3. Dimension “D” does not include mold flash, protrusions or gate
burrs and are measured at Datum Plane. Mold flash, protrusion
and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension “E1” does not include interlead flash or protrusions
and are measured at Datum Plane. Interlead flash and
protrusions shall not exceed 0.15mm (0.006 inch) per side.
5. Formed leads shall be planar with respect to one another within
0.10mm (0.004) at seating Plane.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension “b” does not include dambar protrusion. Allowable
dambar protrusion shall be 0.08mm (0.003 inch) total in excess
of “b” dimension at maximum material condition. Minimum space
between protrusion and adjacent lead is 0.07mm (0.0027 inch).
10. Datums and to be determined at Datum plane
.
11. Controlling dimension: MILLIMETER. Converted inch dimen-
sions are for reference only.
L
0.25
(0.010)
L1
R1
R
4X
4X
GAUGE
PLANE
SEATING
PLANE
EE1
N
12
TOP VIEW
INDEX
AREA
-C-
-B-
0.20 (0.008) A
B
C
SEATING
PLANE
0.20 (0.008) C
0.10 (0.004) C
-A-
-H-
SIDE VIEW
b
e
D
A
A1
A2
-B-
END VIEW
0.20 (0.008) C
D
E
1
C
L
C
a
- H -
-A -
- B -
- H -
M8.118 (JEDEC MO-187AA)
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE
SYMBOL
INCHES MILLIMETERS
NOTESMIN MAX MIN MAX
A 0.037 0.043 0.94 1.10 -
A1 0.002 0.006 0.05 0.15 -
A2 0.030 0.037 0.75 0.95 -
b 0.010 0.014 0.25 0.36 9
c 0.004 0.008 0.09 0.20 -
D 0.116 0.120 2.95 3.05 3
E1 0.116 0.120 2.95 3.05 4
e 0.026 BSC 0.65 BSC -
E 0.187 0.199 4.75 5.05 -
L 0.016 0.028 0.40 0.70 6
L1 0.037 REF 0.95 REF -
N8 87
R 0.003 - 0.07 - -
R1 0.003 - 0.07 - -
05
o
15
o
5
o
15
o
-
0
o
6
o
0
o
6
o
-
Rev. 2 01/03

X4005M8Z

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Supervisory Circuits CPU SUP/WDT I2CS HI 5V+/-10% 4 38VTRIP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union