P3041NSN1NNB Datasheet P3041NSN1NNB, P3041NSE1NNB, P3041NSE1PNB | P1-P2

P3041 optimized quad-core processor

Overview

The QorIQ P3041 processor is an optimized,

quad-core device that leverages architectural

features pioneered in the P4 platform. Built on

Power Architecture

technology, the P3041 fits

into many of the same applications as the P4

platform processors, yet is designed to offer a

more power- and cost-efficient solution.

The P3041 includes P4 platform features

such as the three-level cache hierarchy

for low latencies, hardware hypervisor for

robust virtualization support, data path

acceleration architecture (DPAA) for offloading

packet handling tasks from the core and

the CoreNet switch fabric which eliminates

internal bottlenecks. This enables architectural

compatibility across multiple products that all

use the same architecture, including the P2040,

P2041, P4040, P4080, P5010 and P5020.

The P3041 processor uses the same 37.5 mm

x 37.5 mm 1295-pin package as the P4 and P5

processors, resulting in pin compatibility across

a broad range of performance levels. Between

the architectural similarity and the pin-compatible

package, developers can leverage the same

software and printed circuit board (PCB) across

many applications with a variety of requirements:

• Low-power,mid-rangemixedcontroland

data plane (P3 platform)

• High-performancedatapathperformance

(P4 platform)

• High-performancecontrolplaneapplication

(P5 platform)

P3 Series

QorIQ Communications Platform

QorIQ P3041 Communications Processor

CoreNet Coherency Fabric

Real-Time Debug

Parse, Classify,

Distribute

Security Fuse Processor

Security Monitor

2x USB 2.0 with PHY

Queue

Manager

Buffer

Manager

Pattern

Matching

Engine

2.1

Security

4.2

Frame Manager

Serial

RapidIO

Mgr.

SRIO

18-Lane 5 GHz SerDes

SRIOPCIe

PCIe

DMA DMA

PCIe

Watchpoint

Cross

Trigger

Perf.

Monitor

CoreNet

Trace

Aurora

Power Architecture

e500-mc Core

128 KB

Backside

L2 Cache

32 KB

D-Cache

32 KB

I-Cache

1024 KB

Frontside CoreNet

Platform Cache

SATA

2.0

SATA

2.0

PAMU

64-bit

DDR3/3L

Memory Controller

PAMU PAMU

Peripheral Access

Management Unit

PAMU

eSDHC

1 GE 1 GE

1 GE

10 GE 1 GE

Accelerators and Memory Control Networking Elements

Core Complex (CPU, L2 and Frontside CoreNet Platform Cache) Basic Peripherals and Interconnect

eLBC

SD/MMC

2x DUART

2x I

SPI, GPIO

QorIQ P3041 Communications Processor

Freescale, the Freescale logo and QorIQ are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet is a

trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power

Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks

Document Number: QP3041FS REV 3

To learn more about Freescale QorIQ communications

platforms, please visit freescale.com/QorIQ

Key Architectural Features

• Three-levelcachehierarchy:Thelow-

latency32KBL1instructionanddata

caches are augmented by a unified 128

KBprivatebacksideL2cachepercore.

TheL2is8-waysetassociativeandisECC

protected. When instructions are locked in

theL2,theper-packet“hot”codeisalways

readily available, improving application

performance. A shared 1 MB CoreNet

platformcache(L3)facilitatescore-to-core

communications and minimizes accesses to

main memory.

• Hardwarehypervisor:Thee500mcsupports

a hardware hypervisor that is designed to

enable each core to run its own operating

system completely independent of the other

core. The hypervisor facilitates resource

sharing and partitioning in a multicore

environment, and provides protection in

the event that a core, driven by malicious

or improperly programmed code, tries to

access memory it does not have permission

to read or write. It also allows the sharing and

partitioning of various I/Os across the cores

and it helps ensure that incoming memory

mapped transactions are written only into

appropriate ranges of the memory map.

• DPAA:Thisoffloadsthecoresfromthe

need to perform routine packet-handling

tasks. For instance, the DPAA will extract

headers from incoming packets, police

them, classify them and manage their data

buffers. The work is assigned to cores

with a three-level scheduling hierarchy,

which can also facilitate sharing of packet

workload over multiple cores.

• CoreNetswitchfabric:Thefabric-based

interface provides scalable on-chip, point-

to-point connectivity supporting concurrent

traffic to and from multiple resources

connected to the fabric, eliminating single-

point bottlenecks for non-competing

resources. This is designed to eliminate bus

contention and latency issues associated

with scaling shared bus architectures that

are common in other multicore approaches.

Target Applications

The P3 family is targeted at mixed control

plane and data plane applications, where in

previous generations separate devices would

implement each function. Typically, one or

two cores would implement the control plane,

while the remaining cores implement the data

plane. The hardware hypervisor facilitates this,

with its capability to safely provision flexible

core allocations into groups running SMP, one

core running alone, separate cores running in

parallel or a core running end-user applications.

There are many applications that look similar to

this, including:

• Integratedaccessrouter(IAD):DualSATA

ports provide high-speed, cost-effective

storage options for statistics or large

databases. Compared to SGMII, 2.5

GbpsEthernetenablesthenextstepin

performance connectivity to switches.

• Basestationnetworkinterfacecard(NIC):

Dual Serial RapidIO

ports(upto5GHz)

can be used for redundancy or multiple

connections, both to the backplane or

to the DSP farm. With improved Type 11

messaging and new support for Type 9 data

streaming, the Serial RapidIO interconnect

can now be used not only as a control plane

interface, but can also achieve its intended

potential as a highly efficient data path.

Features

Four e500mc cores, built on

Power Architecture technology

• Upto1.5GHz

• Eachwith128KBbacksideL2cache

Memory controller

• DDR3,3Lupto1.3GHz

• 32/64-bitdatabuswithECC

High-speed interconnects

• 18x5GHzSerDeslanes

• 4xPCIExpress

2.0 controllers at up to

5GHz

• 2xSerialRapidIO1.3/2.1controllersatup

to5GHz

• 2xSATA2.0at3Gbps

• 2xUSB2.0withPHY

CoreNet switch fabric

• 1MBsharedCoreNetplatformcache(L3)

withECC

Ethernet

• 5x10/100/1000Ethernetcontroller

• 1x10GigabitEthernetcontrollers

• Allwithclassification,hardwarequeueing,

policing, buffer management, checksum

offload, QoS, lossless flow control,

IEEE

1588

• Upto1xXAUI,4xSGMIIor2.5Gbps

SGMII, 2x RGMII

Data path acceleration

• SEC4.2:publickeyaccelerator,DES,

AES,messagedigestaccelerator,random

number generator, ARC4, SNOW 3G F8

and F9, CRC, Kasumi

• PME2.1:searchesfor128bytetextstrings

in 32 KB patterns in 128M sessions

• RapidIOmessaging:Type9and11

Device

• 45nmSOIprocesstechnology

• 1295-pinFCPBGApackage,37.5mmx

37.5 mm

Enablement

• Enea

: Real-time operating system support

• GreenHills

: Complete portfolio of software

and hardware development tools, trace

tools and real-time operating systems

• MentorGraphics

: Commercial grade

Linux

solution

• CodeSourcery:Toolchainsupportfornew

core technology

• WindRiver

: Simics

model

• Developmentsystem:FourPCIExpress

slots,oneSerialRapidIOslot,oneXAUI

slot, one SGMII slot, SATA disk, Aurora

debug port

P1-P2

P3041NSN1NNB

Mfr. #:

Buy P3041NSN1NNB

Manufacturer:

NXP / Freescale

Description:

Microprocessors - MPU P3041 0-105C NonENC 1333MHz r1.1

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union

P3041NSN1NNB

P3041NSN1NNB

Products related to this Datasheet