DS8313/DS8314
If the card is in the reader (if PRES is active), the host
microcontroller can begin an activation sequence (start
a card session) by pulling CMDVCC low. The following
events form an activation sequence (Figure 3):
1) CMDVCC is pulled low.
2) The internal oscillator changes to high frequency (t
0
).
3) The voltage generator is started (between t
0
and t
1
).
4) V
CC
rises from 0 to 5V, 3V, or 1.8V with a con-
trolled slope (t
2
= t
1
+ 1.5 × T). T is 64 times the
internal oscillator period (approximately 25µs).
5) I/O pin is enabled (t
3
= t
1
+ 4T) (they were previ-
ously pulled low).
6) The CLK signal is applied to the C3 contact (t
4
).
7) RST is enabled (t
5
= t
1
+ 7T).
To apply the clock to the card interface:
1) Set RSTIN high.
2) Set CMDVCC low.
3) Set RSTIN low between t
3
and t
5
; CLK will now start.
4) RST stays low until t
5
, then RST becomes the copy
of RSTIN.
5) RSTIN has no further effect on CLK after t
5
.
If the applied clock is not needed, set CMDVCC low
with RSTIN low. In this case, CLK starts at t
3
(minimum
200ns after the transition on I/O, see Figure 4); after t
5
,
RSTIN can be set high to obtain an answer to request
(ATR) from an inserted smart card. Do not perform acti-
vation with RSTIN held permanently high.
Active Mode
When the activation sequence is completed, the card
interface is in active mode. The host microcontroller
and the smart card exchange data on the I/O lines.
Smart Card Interface
10 ______________________________________________________________________________________
ATR
CMDVCC
RST
RSTIN
CLK
V
CC
I/O
I/OIN
t
0
t
1
t
2
t
3
t
4
t
5
= t
ACT
Figure 3. Activation Sequence Using RSTIN and CMDVCC
DS8313/DS8314
Smart Card Interface
______________________________________________________________________________________ 11
ATR
CMDVCC
RST
RSTIN
CLK
V
CC
I/O
I/OIN
t
0
t
1
t
2
t
3
t
4
t
5
= t
ACT
200ns
Figure 4. Activation Sequence at t
3
RST
CLK
V
CC
CMDVCC
I/O
t
10
t
DE
t
12
t
13
t
14
t
15
Figure 5. Deactivation Sequence
DS8313/DS8314
Deactivation Sequence
When a session is completed, the host microcontroller
sets the CMDVCC line high to execute an automatic
deactivation sequence and returns the card interface to
the inactive mode (Figure 5).
1) RST goes low (t
10
).
2) CLK is held low (t
12
= t
10
+ 0.5 × T) where T is 64
times the period of the internal oscillator (approxi-
mately 25µs).
3) I/O pin is pulled low (t
13
= t
10
+ T).
4) V
CC
starts to fall (t
14
= t
10
+ 1.5 × T).
5) When V
CC
reaches its inactive state, the deactiva-
tion sequence is complete (at t
DE
).
6) All card contacts become low impedance to GND;
I/OIN remains at V
DD
(pulled up through an 11kΩ
resistor).
7) The internal oscillator returns to its lower frequency.
V
CC
Generator
The V
CC
generator has a capacity to supply up to
80mA continuously at 5V, 65mA at 3V, and 30mA at
1.8V. An internal overload detector triggers at approxi-
mately 120mA. Current samples to the detector are fil-
tered. This allows spurious current pulses (with a
duration of a few µs) up to 200mA to be drawn without
causing deactivation. The average current must stay
below the specified maximum current value. To main-
tain V
CC
voltage accuracy, a 100nF capacitor (with an
ESR < 100mΩ) should be connected to CGND and
placed near the V
CC
pin, and a 100nF or 220nF capaci-
tor (220nF is the best choice) with the same ESR should
be connected to CGND and placed near the smart
card reader’s C1 contact.
Fault Detection
The following fault conditions are monitored:
Short-circuit or high current on V
CC
Removal of a card during a transaction
•V
DD
dropping
Card voltage generator operating out of the speci-
fied values (V
DDA
too low or current consumption
too high)
Overheating
There are two different cases (Figure 6):
CMDVCC High Outside a Card Session. Output
OFF is low if a card is not in the card reader and
high if a card is in the reader. The V
DD
supply is
monitored—a decrease in input voltage generates
an internal power-on reset pulse but does not
affect the OFF signal. Short-circuit and tempera-
ture detection is disabled because the card is not
powered up.
CMDVCC Low Within a Card Session. Output
OFF goes low when a fault condition is detected,
and an emergency deactivation is performed auto-
matically (Figure 7). When the system controller
resets CMDVCC to high, it may sense the OFF
level again after completing the deactivation
sequence. This distinguishes between a card
extraction and a hardware problem (OFF goes high
again if a card is present). Depending on the con-
nector’s card-present switch (normally closed or
normally open) and the mechanical characteristics
of the switch, bouncing can occur on the PRES sig-
nals at card insertion or withdrawal.
The DS8313/DS8314 have a debounce feature with an
8ms typical duration (Figure 6). When a card is insert-
ed, output OFF goes high after the debounce time
delay. When the card is extracted, an automatic deacti-
vation sequence of the card is performed on the first
true/false transition on PRES and output OFF goes low.
Smart Card Interface
12 ______________________________________________________________________________________

DS8313-RJX+

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
IC INTERFACE SMART CARD 28-TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet