© Semiconductor Components Industries, LLC, 2003
October, 2016 − Rev. 8
1 Publication Order Number:
NTR4503N/D
NTR4503N, NVTR4503N
Power MOSFET
30 V, 2.5 A, Single N−Channel, SOT−23
Features
• Leading Planar Technology for Low Gate Charge / Fast Switching
• 4.5 V Rated for Low Voltage Gate Drive
• SOT−23 Surface Mount for Small Footprint (3 x 3 mm)
• NV Prefix for Automotive and Other Applications Requiring Unique
Site and Control Change Requirements; AEC−Q101 Qualified and
PPAP Capable
• These Devices are Pb−Free and are RoHS Compliant
Applications
• DC−DC Conversion
• Load/Power Switch for Portables
• Load/Power Switch for Computing
MAXIMUM RATINGS (T
J
= 25°C unless otherwise noted)
Parameter
Symbol Value Unit
Drain−to−Source Voltage V
DSS
30 V
Gate−to−Source Voltage V
GS
±20 V
Continuous Drain
Current (Note 1)
Steady
State
T
A
= 25°C
I
D
2.0
A
T
A
= 85°C 1.5
t ≤ 10 s T
A
= 25°C 2.5
Power Dissipation
(Note 1)
Steady
State
T
A
= 25°C P
D
0.73 W
Continuous Drain
Current (Note 2)
Steady
State
T
A
= 25°C
I
D
1.5
A
T
A
= 85°C 1.1
Power Dissipation
(Note 2)
T
A
= 25°C P
D
0.42 W
Pulsed Drain Current
t
p
=10 ms
I
DM
10 A
Operating Junction and Storage Temperature T
J
,
T
stg
−55 to
150
°C
Source Current (Body Diode) I
S
2.0 A
Peak Source Current
(Diode Forward)
t
p
=10 ms
I
SM
4.0 A
Lead Temperature for Soldering Purposes
(1/8” from case for 10 s)
T
L
260 °C
Stresses exceeding those listed in the Maximum Ratings table may damage the
device. If any of these limits are exceeded, device functionality should not be
assumed, damage may occur and reliability may be affected.
THERMAL RESISTANCE RATINGS
Parameter Symbol Max Unit
Junction−to−Ambient − Steady State (Note 1)
R
q
JA
170
°C/W
Junction−to−Ambient − t < 10 s (Note 1)
R
q
JA
100
Junction−to−Ambient − Steady State (Note 2)
R
q
JA
300
1. Surface−mounted on FR4 board using 1 in sq pad size.
2. Surface−mounted on FR4 board using the minimum recommended pad size.
G
D
S
Device Package Shipping
†
ORDERING INFORMATION
30 V
105 mW @ 4.5 V
85 mW @ 10 V
R
DS(on)
TYP
2.5 A
I
D
MAXV
(BR)DSS
SOT−23
CASE 318
STYLE 21
MARKING DIAGRAM/
PIN ASSIGNMENT
2
3
1
3
Drain
1
Gate
2
Source
N−Channel
NTR4503NT1G SOT−23
(Pb−Free)
3000 / Tape & Ree
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
NVTR4503NT1G SOT−23
(Pb−Free)
3000 / Tape & Ree
TR3 MG
G
TR3 = Specific Device Code
M = Date Code
G = Pb−Free Package
(Note: Microdot may be in either location)
www.onsemi.com