NOIS1SM0250A
www.onsemi.com
9
SENSOR ARCHITECTURE
Y-Start Registeer-Decoder
9
10
D9...D0
Clk_ADC
Ain
Column Amplifiers
512
512
Ld_X
Rst
Sig
Progr. Gain
Amplifier
Blackref
Cal
G0
G1
Sync_YL
Clk_YL
Ld_Y
9
9
512
Y Address
Decoder / Shift Register
512
Rst
Sel
Col
Y Address
Decoder / Shift Register
10-bit ADC
Clk_YR
SyncYR
A8...A0
Aout
9
CLKX
Sync_X
X-Start Register
Figure 7. STAR250 Schematic
X Address
Decoder / Shift Register
R
S
Pixel Array
512 by 512 Pixels
The base line of the STAR250 sensor design consists of
an imager with a 512 by 512 array of active pixels at 25 mm
pitch. The detector contains on-chip correction for FPN in
the column amplifiers, a programmable gain output
amplifier, and a 10-bit ADC. Through additional preset
registers, the start position of a window can be programmed
to enable fast read out of only part of the detector array.
Pixel Structure
The image sensor consists of several building blocks as
outlined in Figure 7. The central element is a 512 by 512
pixel array with square pixels at 25 mm pitch. Unlike
classical designs, the pixels of this sensor contain four
photodiodes. This configuration enhances the MTF and
reduces the PRNU. Figure 8 shows an electrical diagram of
the pixel structure. The four photodiodes are connected in
parallel to the reset transistor (T1). Transistor T2 converts
the charge, collected on the photo diode node, to a voltage
signal that is connected to the column bus by T3. The reset
and read entrance of the pixel are connected to one of the Y
shift registers.
Figure 8. STAR250 Pixel Structure
T1
T2
T3
Read
Column Bus
Reset