OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

CS2001YDWFR20

P1-P3P4-P6P7-P7
© Semiconductor Components Industries, LLC, 2011
May, 2011 − Rev. 6
1 Publication Order Number:
CS2001/D
CS2001
1.2 A Switching Regulator,
and 5.0 V, 100 mA Linear
Regulator with RESET
The CS2001 is a smart power supply ASIC utilized in automotive
airbag systems. It contains a current−mode switching regulator with a
1.2 A on−chip switch and a 5.0 V, 100 mA linear regulator. The linear
output capacitor must be 3.3 μF or greater with an ESR in the range of
100 mΩ to 1.0 Ω. If the ESR of the cap is less than 100 mΩ, a series
resistor must be used. The switcher can be configured in either a boost
or flyback topology. The boost topology produces energy reserve the
resistor divider connected to the V
FB
pin. In the event of fault voltage
VER which is externally adjustable (25 V maximum) through
conditions that produce V
FB
either open or shorted, the switcher is
shut down.
Under normal operating conditions (V
BAT
> 8.0 V), the current
loading on the linear regulator is directed through V
BAT
. A low battery
or loss of battery condition switches the supply for the linear regulator
from V
BAT
to VER and shuts down the switcher using the ASIC’s
internal smart switch. This switchover feature minimizes the power
dissipation in both the linear and switcher output devices and saves the
cost of using a larger inductor.
The NERD (No Energy Reserve Detected) pin is a dual function
output. If V
OUT
is not in regulation, it provides a Power On Reset
function whose time interval is externally adjustable with the
capacitor. This interval can be seen on the RESETB pin, which allows
for clean power−up and power−down of the microprocessor. Once
V
OUT
is in regulation, the logic level of the NERD output (usually
low) indicates to the microprocessor whether or not the VER pin is
connected.
A switched−capacitor voltage tripler accepts input voltage VER and
produces output voltage V
CHG
(typically VER + 8.0 V). This voltage
is used in the system to drive high−side FETs.
This part is capable of withstanding a 50 V peak transient voltage.
The linear regulator will not shut down during this event.
Features
• Linear Regulator 5.0 V ±2% @ 100 mA
• Switching Regulator 1.2 A Peak Internal Switch
• Voltage Tripler
• Smart Functions
− Smartswitch
− RESET
− Energy Reserve Status
• Protection
− Overtemperature
− Current Limit
− 50 V Peak Transient Capability
• Internally Fused Leads in SO−20L Package
Device Package Shipping
ORDERING INFORMATION
CS2001YDWF20
SO−20L
37 Units/Rail
CS2001YDWFR20
SO−20L
1000 Tape & Reel
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
PIN CONNECTIONS
MARKING DIAGRAM
SO−20L
DWF SUFFIX
CASE 751D
1
CS2001
AWLYYWW
20
1
20
1
20
V
CHG
V
SW
GND5GND4
GND6
GND3
GND7
GND2
GND8GND1
NERDV
FB
RESETBV
BAT
V
OUT
VER
I
BIAS
SWSD
C
PUMP
COMP
http://onsemi.com
CS2001
http://onsemi.com
2
VER
V
BAT
V
FB
GND1
GND2
GND3
GND4
V
SW
SWSD
COMP
V
OUT
RESETB
NERD
GND8
GND7
GND6
GND5
V
CHG
I
BIAS
C
PUMP
CS2001
Microprocessor
100 μF
68 μH
1.0 k
95.3 k
Reserve
Firing
Voltage
V
IGN
1000 μF
5.1 k
1000 μF
11 k
1.0 μF
0.1 μF
270 pF
30.1 k
1.0 μF 0.47 μF
10 μF
Tripler
Firing
Voltage
ESR
Figure 1. Application Diagram
ABSOLUTE MAXIMUM RATINGS*
Rating Value Unit
V
BAT
−0.5 to 25 V
VER −0.5 to 25 V
V
OUT
−0.5 to 7.0 V
Digital Input/Output Voltage −0.5 to 7.0 V
Peak Transient Voltage (36 V Load Dump @ 14 V Battery Voltage) 50 V
Storage Temperature Range −55 to 150 °C
Junction to Free Air Thermal Impedance 55 °C/W
ESD Susceptibility (Human Body Model) 4.0 kV
Lead Temperature Soldering: Reflow: (SMD styles only) (Note 1) 230 peak °C
T
A
−40 to 85 °C
T
J
−40 to 150 °C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. 60 second maximum above 183°C.
*The maximum package power dissipation must be observed.
CS2001
http://onsemi.com
3
ELECTRICAL CHARACTERISTICS (8.0 V ≤ V
BAT
≤ 16 V, 8.0 V ≤ VER ≤ 25 V, 1.0 mA ≤ I
V(OUT)
≤ 100 mA,
T
TEST
= −40°C to 125°C; unless otherwise specified.)
Characteristic Test Conditions Min Typ Max Unit
Linear Regulator
Output Voltage Output Driven from V
BAT
, VER = 25 V
Output Driven from VER, V
BAT
= 0 V
4.9
4.9
−
−
5.1
5.1
V
V
Regulator Bias Current (from V
BAT
) I
V(BAT)
@ I
V(OUT)
= −100 mA,
SWSD = 4.0 V, V
BAT
= 16 V, VER = 25 V
T = −40°C
T = 25°C
T = 125°C
−
−
−
−
−
−
8.0
7.0
6.0
mA
mA
mA
Regulator Bias Current (from VER) I
VER
@ I
V(OUT)
= −100 mA,
SWSD = 4.0 V, V
BAT
= 0 V, VER = 25 V
T = −40°C
T = 25°C
T = 125°C
−
−
−
−
−
−
11
9.0
8.0
mA
mA
mA
Dropout Voltage V
BAT
− V
OUT
VER = 25 V, I
V(OUT)
= −100 mA (Probe Only) − − 1.5 V
Dropout Voltage VER − V
OUT
V
BAT
= 0 V, I
V(OUT)
= −100 mA − − 1.5 V
Smart Switch Threshold
V
BAT
to VER
VER = 25 V, I
V(OUT)
= −50 mA 6.5 − 8.0 V
Smart Switch Threshold Hysteresis VER = 25 V, I
V(OUT)
= −50 mA 0.5 − 1.0 V
V
OUT
Output Noise V
BAT
= 16 V, VER = 25 V, I
V(OUT)
= − 1.0 mA,
C = 10 μF, ESR = 0.5 Ω
− − 0.05 V
Line Regulation − − − 0.025 V
Load Regulation − − − 0.025 V
Output Current Limit − 120 − − mA
Switching Regulator VER = 25V, I
V(OUT)
= −1.0 mA
Switching Frequency C
PUMP
270 pF, R
I(BIAS)
= 30.1 kΩ 135 150 165 kHz
Pump Drive Current ΔI
V(BAT)
for 0 A ≤ I
V(SW)
≤ 1.2 A − − 50 mA
Switch Saturation Voltage I
V(SW)
= 1.2 A − − 1.6 V
Output Current Limit − 1.2 − 2.4 A
V
FB
Regulation − 1.238 1.27 1.303 V
V
FB
Input Current V
FB
Above Short Low Detection Level − − 1.0 μA
V
FB
Input Shorted Low Detection
Level
− 200 250 300 mV
C
PUMP
Short Detection Threshold − 200 250 300 mV
Maximum Duty Cycle − 80 − 95 %
V
SW
Leakage Current I
V(SW)
@ V
SW
= 50 V, SWSD = V
OUT
− − 100 μA
Voltage Tripler V
BAT
= 16 V, I
V(OUT)
= −1.0 mA, C
CHG
= 1.5 mF
Output Voltage Clamp
V
CHG
− VER
VER = 8.0 V, I
V(CHG)
= −30 μA
VER = 12 V, I
V(CHG)
= −90 μA
6.25
6.25
8.0
8.0
13
13
V
V
Initial Charge Time C
CHG
= 0.15 μF, VER = 8.0 V,
V
CHG
= 14.25 V
− − 30 ms
Maximum Output Voltage Clamp
V
CHG
− 25 32.5 40 V
Output Voltage Clamp V
CHG
VER = 28 V, I
V(CHG)
= 0 μA 25 32.5 40 V
Short Circuit Path Current Limit VER
to V
CHG
− − − 3.0 mA
P1-P3P4-P6P7-P7

CS2001YDWFR20

Mfr. #:
Buy CS2001YDWFR20
Manufacturer:
ON Semiconductor
Description:
IC REG DL BUCK/LNR SYNC 20SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet