OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

MC10EL15DR2G

P1-P3P4-P6P7-P8
© Semiconductor Components Industries, LLC, 2016
July, 2016 − Rev. 7
Publication Order Number:
MC10EL15/D
1
MC10EL15, MC100EL15
5V ECL 1:4 Clock
Distribution Chip
The MC10EL/100EL15 is a low skew 1:4 clock distribution chip
designed explicitly for low skew clock distribution applications. The
V
BB
pin, an internally generated voltage supply, is available to this device
only. For single-ended input conditions, the unused differential input is
connected to V
BB
as a switching reference voltage. V
BB
may also rebias
AC coupled inputs. When used, decouple V
BB
and V
CC
via a 0.01ĂmF
capacitor and limit current sourcing or sinking to 0.5 mA. When not used,
V
BB
should be left open.
The EL15 features a multiplexed clock input to allow for the
distribution of a lower speed scan or test clock along with the high
speed system clock. When LOW (or left open and pulled LOW by the
input pulldown resistor) the SEL pin will select the differential clock
input.
The common enable (EN
) is synchronous so that the outputs will
only be enabled/disabled when they are already in the LOW state. This
avoids any chance of generating a runt clock pulse when the device is
enabled/disabled as can happen with an asynchronous control. The
internal flip flop is clocked on the falling edge of the input clock,
therefore all associated specification limits are referenced to the
negative edge of the clock input.
The 100 series contains temperature compensation.
Features
• 50 ps Output-to-Output Skew
• Synchronous Enable/Disable
• Multiplexed Clock Input
• PECL Mode Operating Range:
♦ V
CC
= 4.2 V to 5.7 V with V
EE
= 0 V
• NECL Mode Operating Range:
♦ V
CC
= 0 V with V
EE
= −4.2 V to −5.7 V
• Internal Input Pulldown Resistors on CLKs, SCLK, SEL, and EN.
• These Devices are Pb-Free, Halogen Free and are RoHS Compliant
SOIC−16
D SUFFIX
CASE 751B−05
1
16
MARKING DIAGRAMS*
10EL15G
AWLYWW
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package
100EL15G
AWLYWW
www.onsemi.com
ORDERING INFORMATION
Device Package Shipping
†
MC10EL15DG SOIC−16
(Pb-Free)
48 Units/Tube
MC10EL15DR2G SOIC−16
(Pb-Free)
2500/Tape & Reel
SOIC−16
(Pb-Free)
MC100EL15DR2G 2500/Tape & Reel
SOIC−16
(Pb-Free)
MC100EL15DG 48 Units/Tube
*For additional marking information, refer to
Application Note AND8002/D
.
†For information on tape and reel specifications, in-
cluding part orientation and tape sizes, please refer
to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D
.
MC10EL15, MC100EL15
www.onsemi.com
2
Figure 1. Logic Diagram and Pinout Assignment
Q0 Q1 Q2 Q3
1516 14 13 12 11 10
21 34567
V
CC
9
8
Q3Q2Q1Q0
EN
SCLK CLK CLK V
BB
SEL V
EE
D
Q
1
PIN FUNCTION
CLK, CLK
ECL Diff Clock Inputs
SCLK ECL Scan Clock Input
EN
ECL Sync Enable
SEL ECL Clock Select Input
Q
0−3,
Q
0−3
ECL Diff Clock Outputs
V
BB
Reference Voltage Output
V
CC
Positive Supply
V
EE
Negative Supply
Table 1. PIN DESCRIPTION
CLK*
L
H
X
X
X
SCLK*
X
X
L
H
X
SEL*
L
L
H
H
X
EN*
L
L
L
L
H
Q
L
H
L
H
L(1)
Table 2. FUNCTION TABLE
*Pins will default low when left open.
1. On next negative transition of CLK or SCLK
0
Table 3. ATTRIBUTES
Characteristics Value
Internal Input Pulldown Resistor
75 KW
Internal Input Pullup Resistor N/A
ESD Protection
Human Body Model
Machine Model
Charged Device Model
> 1 kV
> 100 V
2kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Level 1
Flammability Rating
Oxygen Index: 28 to 34
UL 94 V−0 @ 0.125 in
Transistor Count 103
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note AND8003/D.
MC10EL15, MC100EL15
www.onsemi.com
3
Table 4. MAXIMUM RATINGS
Symbol Parameter Condition 1 Condition 2 Rating Unit
V
CC
PECL Mode Power Supply V
EE
= 0 V 8 V
V
EE
NECL Mode Power Supply V
CC
= 0 V −8 V
I
out
Output Current Continuous
Surge
50
100
mA
V
I
PECL Mode Input Voltage
NECL Mode Input Voltage
V
EE
= 0 V
V
CC
= 0 V
V
I
≤ V
CC
V
I
≥ V
EE
6
−6
V
I
BB
V
BB
Sink/Source ± 0.5 mA
T
A
Operating Temperature Range −40 to +85 °C
T
stg
Storage Temperature Range −65 to +150 °C
q
JA
Thermal Resistance (Junction-to-Ambient) 0 lfpm
500 lfpm
SOIC−16 130
75
°C/W
q
JC
Thermal Resistance (Junction-to-Case) Standard Board SOIC−16 33 to 36 °C/W
T
sol
Wave Solder (Pb-Free) <2 to 3 sec @ 260°C 265 °C
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
Table 5. 10EL SERIES PECL DC CHARACTERISTICS (V
CC
= 5.0 V; V
EE
= 0.0 V (Note 1))
−40°C 25°C 85°C
Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit
I
EE
Power Supply Current 25 35 25 35 25 35 mA
V
OH
Output HIGH Voltage (Note 2) 3920 4010 4110 4020 4105 4190 4090 4185 4280 mV
V
OL
Output LOW Voltage (Note 2) 3050 3200 3350 3050 3210 3370 3050 3227 3405 mV
V
IH
Input HIGH Voltage (Single-Ended) 3770 4110 3870 4190 3940 4280 mV
V
IL
Input LOW Voltage (Single-Ended) 3050 3500 3050 3520 3050 3555 mV
V
BB
Output Voltage Reference 3.57 3.7 3.65 3.75 3.69 3.81 V
V
IHCMR
Input HIGH Voltage Common Mode
Range (Differential) (Note 3)
2.5 4.6 2.5 4.6 2.5 4.6 V
I
IH
Input HIGH Current 150 150 150
mA
I
IL
Input LOW Current 0.5 0.5 0.3
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.06 V / −0.5 V.
2. Outputs are terminated through a 50 W resistor to V
CC
− 2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential input
signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V
PP
min and 1 V.
P1-P3P4-P6P7-P8

MC10EL15DR2G

Mfr. #:
Buy MC10EL15DR2G
Manufacturer:
ON Semiconductor
Description:
Clock Drivers & Distribution 5V ECL 1:4 Diff Clock Distribution
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet