VSC8115XYA-02-T

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability
whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction
with mission-critical equipment or applications. Any performance specifi cations are believed to be reliable but are not verifi ed, and Buyer must conduct and complete all performance and other testing of the products, alone
and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifi cations or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability
of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer.
Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in
this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.
Applications
• SONET/SDH systems
• DWDM systems
ATM switch and routers
Optical test equipment
Specifi cations
Data rates: OC-3/12
Low power: 180 mW typical power
+3.3 V power supply
20-pin TSSOP package
The VSC8115 functions as a Clock and Data Recovery (CDR) unit for
SONET/SDH-based equipment to derive high-speed timing signals. The
VSC8115 recovers the clock from the scrambled NRZ data operating
at 622.08 Mbps (STS-12/OC-12/STM-4) or 155.52 Mbps (STS-3/OC
3/STM-1). After the clock is recovered, the data is retimed using an
output fl ip-fl op. In the absence of a invalid signal, the PLL will lock to
the reference clock, providing the downstream device a constant clock
signal, and reducing the relocking time.
Both recovered clock and retimed data outputs can be confi gured as
LVDS or LVPECL signals to facilitate a low-jitter and low-power interface.
VSC8115
155 Mbps, 622 Mbps (OC-3/12/STM-1/4) Clock and Data Recovery
Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for com-
munications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-
hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and
synchronization devices and precise time solutions; voice processing devices; RF solutions; discrete components; enter-
prise storage and communications solutions, security technologies, and scalable anti-tamper products; Ethernet solutions;
Power-over-Ethernet ICs and midspans; custom design capabilities and services. Microsemi is headquartered in Aliso Viejo,
California, and has approximately 4,800 employees worldwide. Learn more at www.microsemi.com.
Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo, CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
email: sales.support@microsemi.com
www.microsemi.com
©2004–2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks
and service marks are the property of their respective owners.
VPPD-00394. 1.0. 4/16
REFCLK
LOCKREFN
SD
DATAIN±
2
2
2
BYPASS
STS12 Divider
Phase/
Frequency
Detector
0
1
Loop Filter
CAP1
VCO
CLKOUT±
DATAOUT±
LOCKDET
Features
Performs clock and data recovery for OC-12 (STM-4) and
OC-3 (STM-1) NRZ data
Low power: 188 mW typical power dissipation
High-speed outputs can be confi gured for LVPECL or LVDS
levels
Signal and lock detect status outputs
PLL bypass operation facilitates board debug process
Automatic lock to reference
Benefi ts
Allows customers to use a single CDR for 155 Mbps and
622Mbps applications
Enables fl exible implementation, simplifi es layout
Enables the system management process to monitor the
incoming signal
Faciltates in board debugging process
Provides downstream ASIC constant clock signal when a valid
signal is not present
Related Products
Visit www.microsemi.com for information about other related
products.
VSC8115
155 Mbps, 622 Mbps (OC-3/12/STM-1/4) Clock and Data Recovery

VSC8115XYA-02-T

Mfr. #:
Manufacturer:
Microchip / Microsemi
Description:
Timers & Support Products CLOCK RECOVERY UNIT PB FREE
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet