2
www.fairchildsemi.com
FDG901D Rev. E
FDG901D Slew Rate Control IC for P-Channel MOSFETs
Pin Configuration
Absolute Maximum Ratings
Recommended Operating Range
Electrical Characteristics
T
A
= 25°C unless otherwise noted
Notes: R
θ JA
is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined
as the solder mounting surface of the drain pins. R
θ JC
is guaranteed by design while R
θ CA
is determined by the user's board design.
Parameter Min. Max. Unit
Supply Voltage -0.5 10 V
DC Input Voltage (Logic Inputs) -0.7 9 V
Power Dissipation for Single Operation @ 85°C 150 mW
Operating and Storage Junction Temperature -65 150 °C
Thermal Resistance, Junction to Ambient (note 1) 425 °C/W
Parameter Min. Max. Unit
Supply Voltage 2.7 6 V
Operating Junction Temperature -40 150 °C
Parameter Symbol Conditions Min. Typ. Max. Units
Logic Levels
Logic High Input Voltage V
IH
V
DD
= 2.7V to 6.0V 2.55 V
Logic Low Input Voltage V
IL
V
DD
= 2.7V to 6.0V 2.0 V
Off Characteristics - Slew Rate Control Driver
Supply Input Breakdown Voltage BV
DG
I
DG
= 10A, V
IN
= 0V, V
SLEW
= 0V 9 V
Slew Input Breakdown Voltage BV
SLEW
I
SLEW
= 10A, V
IN
= 0V 9 V
Logic Input Breakdown Voltage BV
IN
I
IN
= 10A, V
SLEW
= 0V 9 V
Supply Input Leakage Current IR
DG
V
DG
= 8V, V
IN
= 0V, V
SLEW
= 0V 100 nA
Slew Input Leakage Current IR
SLEW
V
SLEW
= 8V, V
IN
= 0V 100 nA
Logic Input Leakage Current IR
IN
V
IN
= 8V, V
SLEW
= 0V 100 nA
On Characteristics - Slew Rate Control Driver
Gate Current I
G
V
IN
= 6V,
V
GATE
= 2V
Slew Pin = Open 90 120 A
Slew Pin = GND 1 10 A
Slew Pin = V
DD
10 50 nA
5
4
1
2
3
LOGIC IN
GND
VDD
SLEW
GATE 5
4
1
2
3
LOGIC IN
GND
VDD
SLEW
GATE
