74AUP2T1326 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
Product data sheet Rev. 2 — 3 July 2012 7 of 17
NXP Semiconductors
74AUP2T1326
Low-power dual supply buffer/line driver; 3-state
11. Dynamic characteristics
Table 8. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 5.
Symbol Parameter Conditions 25 C 40 C to +85 C Unit
Min Typ
[1]
Max Min Max
C
L
= 5 pF
t
pd
propagation delay A to 2Y, 3Y; see Figure 3
[2]
V
CC(B)
= 1.65 V to 1.95 V 1.9 3.2 4.5 1.7 5.0 ns
V
CC(B)
= 2.3 V to 2.7 V 1.5 2.6 3.4 1.3 3.8 ns
nOE to 1Y; see Figure 3
V
CC(A)
= 1.65 V to 1.95 V 2.4 4.0 5.4 2.2 6.0 ns
V
CC(A)
= 2.3 V to 2.7 V 2.2 3.2 3.9 2.0 4.3 ns
C
L
= 10 pF
t
pd
propagation delay A to 2Y, 3Y; see Figure 3
[2]
V
CC(B)
= 1.65 V to 1.95 V 2.3 3.8 5.3 2.0 5.8 ns
V
CC(B)
= 2.3 V to 2.7 V 1.8 3.2 4.1 1.5 4.5 ns
nOE to 1Y; see Figure 3
V
CC(A)
= 1.65 V to 1.95 V 2.9 4.6 6.1 2.5 6.7 ns
V
CC(A)
= 2.3 V to 2.7 V 2.5 3.7 4.6 2.2 5.0 ns
C
L
= 5 pF; V
CC(A)
= 1.65 V to 1.95 V
t
en
enable time nOE to 2Y, 3Y; see Figure 4
[3]
V
CC(B)
= 1.65 V to 1.95 V 2.4 4.4 9.7 2.1 10.1 ns
V
CC(B)
= 2.3 V to 2.7 V 2.2 3.9 8.2 1.9 8.8 ns
t
dis
disable time nOE to 2Y, 3Y; see Figure 4
[4]
V
CC(B)
= 1.65 V to 1.95 V 2.4 4.5 8.9 2.1 9.4 ns
V
CC(B)
= 2.3 V to 2.7 V 2.2 3.8 7.8 1.9 8.4 ns
C
L
= 5 pF; V
CC(A)
= 2.3 V to 2.7 V
t
en
enable time nOE to 2Y, 3Y; see Figure 4
[3]
V
CC(B)
= 1.65 V to 1.95 V 2.4 4.0 8.7 2.1 9.0 ns
V
CC(B)
= 2.3 V to 2.7 V 2.2 3.4 7.2 1.9 7.7 ns
t
dis
disable time nOE to 2Y, 3Y; see Figure 4
[4]
V
CC(B)
= 1.65 V to 1.95 V 2.4 4.2 7.9 2.1 8.3 ns
V
CC(B)
= 2.3 V to 2.7 V 2.2 3.5 6.8 1.9 7.3 ns
C
L
= 10 pF; V
CC(A)
= 1.65 V to 1.95 V
t
en
enable time nOE to 2Y, 3Y; see Figure 4
[3]
V
CC(B)
= 1.65 V to 1.95 V 2.9 4.9 11.0 2.5 11.7 ns
V
CC(B)
= 2.3 V to 2.7 V 2.5 4.4 9.7 2.2 10.5 ns
t
dis
disable time nOE to 2Y, 3Y; see Figure 4
[4]
V
CC(B)
= 1.65 V to 1.95 V 2.9 5.6 10.8 2.5 11.5 ns
V
CC(B)
= 2.3 V to 2.7 V 2.5 4.6 9.5 2.2 10.1 ns