Low-Voltage Full-Bridge Brushless DC Motor Driver
with Hall Commutation, Externally Controlled Speed Regulation, Soft Switching,
and Reverse Battery, Short Circuit, and Thermal Shutdown Protection
A1444 and
A1445
8
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Copyright ©2009, Allegro MicroSystems, Inc.
The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889;
5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.
Allegro MicroSystems, Inc. reserves the right to make, from time to time, such de par tures from the detail spec i fi ca tions as may be required to per-
mit improvements in the per for mance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the
information being relied upon is current.
Allegro’s products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the
failure of that life support device or system, or to affect the safety or effectiveness of that device or system.
The in for ma tion in clud ed herein is believed to be ac cu rate and reliable. How ev er, Allegro MicroSystems, Inc. assumes no re spon si bil i ty for its use;
nor for any in fringe ment of patents or other rights of third parties which may result from its use.
For the latest version of this document, visit our website:
www.allegromicro.com
Package EW, 6 pin MLP/DFN
SEATING
PLANE
0.38 ±0.02
0.70 ±0.10 1.25 ±0.05
0.25 ±0.05
1.10 ±0.10
1.10
0.30
0.70 1.575
0.50
0.325
2.00 ±0.15
1.50 ±0.15
C0.08
7X
0.325
+0.055
–0.045
0.50 BSC
A
1
1
6
6
1
6
A
Terminal #1 mark area
B
Exposed thermal pad (reference only, terminal #1
identifier appearance at supplier discretion)
For Reference Only, not for tooling use (refernce DWG-2856; similar to
JEDEC Type 1, MO-229X2BCD)
Dimensions in millimeters
Exact case and lead configuration at supplier discretion within limits shown
C
Reference land pattern layout (reference IPC7351
SON50P200X200X100-9M);
All pads a minimum of 0.20 mm from all adjacent pads; adjust as
necessary to meet application process requirements and PCB layout
tolerances; when mounting on a multilayer PCB, thermal vias at the
exposed thermal pad land can improve thermal dissipation (reference
EIA/JEDEC Standard JESD51-5)
Active Area Depth 0.15 mm REF
E
E
C
B
Hall Element (not to scale)
F
F
F
F
0.94
0.99
PCB Layout Reference View
C
Branding scale and appearance at supplier discretion
G
G
D
D
Coplanarity includes exposed thermal pad and terminals
Standard Branding Reference View
N = Last two digits of device part number
Y = Last digit of year of manufacture
W = Week of manufacture
NN
YWW
1