VEML6070
www.vishay.com
Vishay Semiconductors
Rev. 1.7, 05-Dec-16
7
Document Number: 84277
For technical questions, contact: sensorstechsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Note
(1)
Please refer to table 4, “Example of Refresh Time and R
SET
Value Relation”
Data Access
VEML6070 has 16-bit resolution to give high resolution for light intensity sensing. Examples of the application setting are shown
in table 3.
Notes
Slave addresses (8 bits) for data read: 0x71 and 0x73
Data reading sequence for the host:
-Set read command to 0x73, read MSB 8 bits of 16 bits light data (sequence 1)
-Set read command to 0x71, read LSB 8 bits of 16 bits light data for completing data structure (sequence 2)
Initialization
VEML6070 needs to be initialized while the system’s power is on. The initialization includes two major steps: (1) clear ACK state
of UVS and (2) fill the initial value, 06 (HEX), into the 0x70 addresses. After the initialization is completed, VEML6070 can be
programmable for operation by write command setting from the host. VEML6070 initialization is recommended to be completed
within 150 ms.
Acknowledge Activity
VEML6070 provides a function for sending an acknowledge signal (ACK) to the host when the value of sensed UV light is over
the programmed threshold (ACK_THD) value. The purpose of the ACK signal is similar to the interrupt feature which informs the
host once the sensed data level goes beyond the interrupt threshold setting. VEML6070 has two ACK threshold values,
102 steps and 145 steps.
There are two methods of driving acknowledge condition and read / write command to VEML6070:
(1) If the host implements the INT function, it performs a modified received byte operation to disengage VEML6070’s
acknowledge signal and acknowledge alert response address (ARA), 0x18 (Hex). A command format for responses to an
ARA is shown in figure 10.
Fig. 10 - Command Format for Responds to an ARA
(2) If the host does not implement this feature, it should periodically access the ARA or read ARA before setting each read /
write command.
The behavior of an ACK signal is similar to the INT definition in I
2
C specification. For the hardware circuit design, this pin
connects to an INT pin or GPIO pin of the MCU. The threshold ACK_THD definition is based on the sensitivity setting of
TABLE 2 - REGISTER TABLE SETTING
BITS SETTING DESCRIPTION BITS SETTING DESCRIPTION
Reserved Set initial value to (0 : 0) (IT1 : IT0)
(1)
(0 : 0) = ½T
(0 : 1) = 1T
(1 : 0) = 2T
(1 : 1) = 4T
ACK
0 = disable
Reserved Set initial value to 1
1 = enable
ACK_THD
0 = 102 steps
SD
0 = disable
1 = 145 steps 1 = enable
TABLE 3 - DATA ACCESS DESCRIPTION
VEML6070 16-BIT DATA BUFFER
Data bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Sequence 1
Sequence 2
S ARA (0x18) Rd A UVS Slave Address A P
VEML6070
www.vishay.com
Vishay Semiconductors
Rev. 1.7, 05-Dec-16
8
Document Number: 84277
For technical questions, contact: sensorstechsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
VEML6070.
The ACK or UVI interrupt function allows the UVI sensing system to perform data pooling based on the interrupt event. The
system sensor manager does not need to do continual data pooling and this significantly reduced the MCU loading. The ACK
signal can also be used as a trigger event for popping up a warning UVI message.
Refresh Time Determination
VEML6070’s refresh time can be determined by the R
SET
value. Cooperating with the command register setting, the designer
has a flexible way of defining the timing for light data collection. The default refresh time is 1T, (IT1 : IT0) = (0 : 1). If the R
SET
value is changed, the default timing changes and the other parts in the register table also change by comparing itself with the
default timing (refer to figure 7).
Table 4 is an example of two R
SET
resistors that show the timing table that the system designer can use a flexible way to
determine the desired refresh time.
The designer can decide the refresh timing range requirement first, then choose an appropriate R
SET
value for the timing range,
and then write the correct value for the system application via I
2
C protocol.
TABLE 4 - EXAMPLE OF REFRESH TIME AND R
SET
VALUE RELATION
REGISTER SETTING
REFRESH TIME
R
SET
= 300 kΩ R
SET
= 600 kΩ
(IT1 : IT0)
(0 : 0) = ½T 62.5 ms 125 ms
(0 : 1) = 1T 125 ms 250 ms
(1 : 0) = 2T 250 ms 500 ms
(1 : 1) = 4T 500 ms 1000 ms
VEML6070
www.vishay.com
Vishay Semiconductors
Rev. 1.7, 05-Dec-16
9
Document Number: 84277
For technical questions, contact: sensorstechsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
PACKAGE INFORMATION in millimeters
Fig. 11 - VEML6070 A3OP Package Dimensions
LAYOUT NOTICE
Fig. 12 - VEML6070 OPLGA PCB Layout Footprint
Pin 1 Marking
0.6
1.80 ± 0.15
0.3 ± 0.1
0.075 min.
0.45±0.1
0.
4
±
0
.1 0.15 min.
2.35 ± 0.15
0
.
56
0.20
1.0 ± 0.1
1
3
4
6
TOP VIEW BOTTOM VIEWSIDE VIEW
0.1
0.28
1 6
V
DD
GND
43
RSETSDA
52
SCLACK
VEML6070 pin-out assignment
2.25 mm
0.4 mm
0.6 mm
1.0 mm 0.45 mm

VEML6070

Mfr. #:
Manufacturer:
Description:
Optical Sensors Photo IC Sensors UV Light Sensor I2C Infce 16-bit
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet