11
www.fairchildsemi.com
FM93CS66 Rev. C.1
FM93CS66 (MICROWIRE Bus Interface) 4096-Bit Serial EEPROM
with Data Protect and Sequential Read
Timing Diagrams (Continued)
CS
SK
DI
DO
High - Z
Dummy
Bit
1 1 0 A7 A6 A1 A0
PRE
PE
0
D7 D1 D0
t
CS
PROTECT REGISTER READ CYCLE (PRREAD)
Address
Bits(8)
Start
Bit
Opcode
Bits(2)
93CS66:
Address bits pattern -> x-x-x-x-x-x-x-x; (x -> Don't Care, can be 0 or 1)
Address
Bits(8)
CS
PE
SK
DI
DO
High - Z
PROTECT REGISTER ENABLE CYCLE (PREN)
Start
Bit
93CS66:
Address bits pattern -> 1-1-x-x-x-x-x-x; (x -> Don't Care, can be 0 or 1)
Opcode
Bits(2)
1 0 0 A7 A6 A1 A0
PRE
t
CS
Address
Bits(8)
Data
Bits(16)
CS
PE
SK
DI
DO
High - Z
t
CS
WRITE ALL CYCLE (WRALL)
Start
Bit
93CS66:
Address bits pattern -> 0-1-x-x-x-x-x-x; (x -> Don't Care, can be 0 or 1)
Data bits pattern -> User defined
Opcode
Bits(2)
1 0 0 A7 A6 A1 A0 D15 D14 D1 D0
PRE
Busy
Ready
t
WP
