Rev. 1.4 7/08 Copyright © 2008 by Silicon Laboratories Si5110
Si5110
SiPHY
®
OC-48/STM-16 SONET/SDH TRANSCEIVER
Features
Complete low-power, high-speed, SONET/SDH transceiver with
integrated limiting amp, CDR, CMU, and MUX/DEMUX.
Applications
Description
The Si5110 is a complete low-power transceiver for high-speed serial
communication systems operating between OC-48 and 2.7 Gbps. The
receive path consists of a fully-integrated limiting amplifier, clock and data
recovery unit (CDR), and 1:4 deserializer. The transmit path combines a
low-jitter clock multiplier unit (CMU) with a 4:1 serializer. The CMU uses
Silicon Laboratories’ DSPLL
®
technology to provide superior jitter
performance while reducing design complexity by eliminating external
loop filter components. To simplify BER optimization in long haul
applications, programmable slicing and sample phase adjustment are
supported. The Si5110 operates from a single 1.8 V supply over the
industrial temperature range (–20 to 85 °C).
Functional Block Diagram
Data rates supported:
OC-48/STM-16 through 2.7 Gbps
FEC
Low-power operation 1.0 W (typ)
DSPLL
®
based clock multiplier unit
with selectable loop filter
bandwidths
Integrated limiting amplifier
Diagnostic and line loopbacks
SONET-compliant loop-timed
operation
Programmable slicing level and
sample phase adjustment
LVDS parallel interface
Single supply 1.8 V operation
11 x 11 mm BGA package
SONET/SDH transmission
systems
Optical transceiver modules
SONET/SDH test equipment
TXCLKOUT
RXDOUT[3:0]
RXCLK
1:4
DEMUX
4:1
MUX
TX DO UT
RXDIN
Limiting
AM P
CDR
TXDIN[3:0]
SLICELVL PHASEADJ
BWSEL[1:0]
DSPLL
TM
TX CM U
TX CL K4 I N
REFCLK
÷
Line
Loopback
Diagnostic
Loopback
Ordering Information:
See page 32.
Si5110
Bottom View
Si5110
2 Rev. 1.4
Si5110
Rev. 1.4 3
TABLE OF CONTENTS
Section Page
1. Detailed Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5
3. Typical Application Schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12
4. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
5. Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
5.1. Receiver Differential Input Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
5.2. Limiting Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
5.3. Clock and Data Recovery (CDR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
5.4. Deserialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
5.5. Voltage Reference Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
5.6. Auxiliary Clock Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
5.7. Receive Data Squelch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
6. Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
6.1. DSPLL
®
Clock Multiplier Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18
6.2. Serialization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
7. Loop Timed Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
8. Diagnostic Loopback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
9. Line Loopback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
10. Bias Generation Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
11. Reference Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
12. Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
13. Transmit Differential Output Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
14. Internal Pullups and Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
15. Power Supply Filtering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
16. Si5110 Pinout: 99 BGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23
17. Pin Descriptions: Si5110 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
18. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32
19. Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
20. 11x11 mm 99L CBGA Recommended PCB Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36

SI5110-G-BC

Mfr. #:
Manufacturer:
Silicon Labs
Description:
Clock Generators & Support Products OC-48, STM-16 SONET/SDH Transceiver 1:4 Deserializer
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet