Ultrafast, SiGe, Open-Collector
HVDS Clock/Data Buffer
ADCLK914
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2008 Analog Devices, Inc. All rights reserved.
FEATURES FEATURES
7.5 GHz operating frequency 7.5 GHz operating frequency
160 ps propagation delay 160 ps propagation delay
100 ps output rise/fall 100 ps output rise/fall
110 fs random jitter 110 fs random jitter
On-chip input terminations On-chip input terminations
Extended industrial temperature range: −40°C to +125°C Extended industrial temperature range: −40°C to +125°C
3.3 V power supply (V
CC
V
EE
) 3.3 V power supply (V
CC
V
EE
)
APPLICATIONS APPLICATIONS
Clock and data signal restoration Clock and data signal restoration
High speed converter clocking High speed converter clocking
Broadband communications Broadband communications
Cellular infrastructure Cellular infrastructure
High speed line receivers High speed line receivers
ATE and high performance instrumentation ATE and high performance instrumentation
Level shifting Level shifting
Threshold detection Threshold detection
FUNCTIONAL BLOCK DIAGRAM FUNCTIONAL BLOCK DIAGRAM
D
D
Q
V
CC
V
EE
V
T
Q
D
D
Q
V
CC
V
EE
V
T
Q
V
REF
06561-001
50 50
50 50
ADCLK914
Figure 1.
GENERAL DESCRIPTION
The ADCLK914 is an ultrafast clock/data buffer fabricated on
the Analog Devices, Inc., proprietary, complementary bipolar
(XFCB-3) silicon-germanium (SiGe) process. The ADCLK914
features high voltage differential signaling (HVDS) outputs
suitable for driving the latest Analog Devices high speed digital-
to-analog converters (DACs). The ADCLK914 has a single,
differential open-collector output.
The ADCLK914 buffer operates up to 7.5 GHz with a 160 ps
propagation delay and adds only 110 fs random jitter (RJ).
The input has a center tapped, 100 Ω, on-chip termination
resistor and accepts LVPECL, CML, CMOS, LVTTL, or LVDS
(ac-coupled only). A V
REF
pin is available for biasing ac-coupled
inputs.
The HVDS output stage is designed to directly drive 1.9 V each
side into 50 Ω terminated to V
CC
for a total differential output
swing of 3.8 V.
The ADCLK914 is available in a 16-lead LFCSP. It is specified
for operation over the extended industrial temperature range of
−40°C to +125°C.
ADCLK914* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
EVALUATION KITS
ADCLK914 Evaluation Board
DOCUMENTATION
Application Notes
AN-501: Aperture Uncertainty and ADC System
Performance
AN-741: Little Known Characteristics of Phase Noise
AN-756: Sampled Systems and the Effects of Clock Phase
Noise and Jitter
AN-769: Generating Multiple Clock Outputs from the
AD9540
AN-823: Direct Digital Synthesizers in Clocking
Applications Time
AN-837: DDS-Based Clock Jitter Performance vs. DAC
Reconstruction Filter Performance
AN-873: Lock Detect on the ADF4xxx Family of PLL
Synthesizers
AN-927: Determining if a Spur is Related to the DDS/DAC
or to Some Other Source (For Example, Switching
Supplies)
AN-939: Super-Nyquist Operation of the AD9912 Yields a
High RF Output Signal
Data Sheet
ADCLK914: Ultrafast, SiGe, Open-Collector HVDS Clock/
Data Buffer Data Sheet
User Guides
UG-058: Setting Up the Evaluation Board for the
ADCLK914
SOFTWARE AND SYSTEMS REQUIREMENTS
AD9739A Native FMC Card / Xilinx Reference Designs
TOOLS AND SIMULATIONS
ADIsimCLK Design and Evaluation Software
ADCLK914 IBIS Model
REFERENCE MATERIALS
Product Selection Guide
RF Source Booklet
Solutions Bulletins & Brochures
Digital-to-Analog Converter ICs Solutions Bulletin, Volume
10, Issue 1
Technical Articles
Design A Clock-Distribution Strategy With Confidence
Speedy A/Ds Demand Stable Clocks
Understand the Effects of Clock Jitter and Phase Noise on
Sampled Systems
Tutorials
MT-008: Converting Oscillator Phase Noise to Time Jitter
DESIGN RESOURCES
ADCLK914 Material Declaration
PCN-PDN Information
Quality And Reliability
Symbols and Footprints
DISCUSSIONS
View all ADCLK914 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
ADCLK914
Rev. A | Page 2 of 12
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Electrical Characteristics ............................................................. 3
Absolute Maximum Ratings ............................................................ 5
Thermal Resistance ...................................................................... 5
ESD Caution .................................................................................. 5
Pin Configuration and Function Descriptions ............................. 6
Typical Performance Characteristics ..............................................7
Applications Information .................................................................9
Power/Ground Layout and Bypassing ........................................9
HVDS Output Stage ......................................................................9
Interfacing to High Speed DACs .................................................9
Optimizing High Speed Performance ........................................9
Random Jitter .................................................................................9
Typical Application Circuits ..................................................... 10
Outline Dimensions ....................................................................... 11
Ordering Guide .......................................................................... 11
REVISION HISTORY
10/08—Rev. 0 to Rev. A
Changes to Input Low Voltage Parameter, Table 1 ....................... 3
Changes to Output High Voltage Parameter, Table 1 ................ 3
Changes to Output Low Voltage Parameter, Table 1 .................. 3
Output Differential Range Parameter, Table 1 ............................ 3
Changes to Absolute Maximum Ratings Section ........................ 5
7/08—Revision 0: Initial Version

ADCLK914BCPZ-R7

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Clock Buffer Ultrafast SiGe Open- Collector HVDS
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet