17
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72281/72291
CMOS SuperSync FIFO™ 65,536 x 9 and 131,072 x 9
Figure 8. Read Cycle, Empty Flag and First Data Word Latency Timing (IDT Standard Mode)
NOTES:
1. tSKEW3 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH (after one RCLK cycle plus tREF). If the time between
the rising edge of WCLK and the rising edge of RCLK is less than tSKEW3, then EF deassertion may be delayed one extra RCLK cycle.
2. LD = HIGH.
NOTES:
1. tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high (after one WCLK cycle pus tWFF). If the time between the
rising edge of the RCLK and the rising edge of the WCLK is less than tSKEW1, then the FF deassertion may be delayed one extra WCLK cycle.
2. LD = HIGH, OE = LOW, EF = HIGH.
Figure 7. Write Cycle and Full Flag Timing (IDT Standard Mode)
D
0
- D
n
WEN
RCLK
REN
tENH
tENH
Q
0
- Q
n
DATA READ NEXT DATA READDATA IN OUTPUT REGISTER
tSKEW1
(1)
4675 drw 10
WCLK
NO WRITE
1
2
1
2
tDS
NO WRITE
tWFFtWFF
tWFF
tENS
tENS
tSKEW1
(1)
tDS
D
X
tDH
D
X
+1
tWFF
tDH
tCLK
tCLKLtCLKH
tA
tA
RCLK
REN
4675 drw 11
EF
t
ENH
t
REF
t
A
t
OLZ
t
OE
Q
0
- Q
n
OE
WCLK
(1)
t
SKEW3
WEN
D
0
- D
n
t
ENS
t
ENS
t
ENH
t
DS
t
DHS
D
0
1
2
t
OLZ
LAST WORD
D
0
D
1
D
1
t
ENS
t
ENH
t
DS
t
DH
t
OHZ
LAST WORD
t
ENH
t
ENS
t
A
t
A
t
ENS
t
ENH
t
CLK
t
CLKH
t
CLKL
t
REF
t
REF
NO OPERATION
NO OPERATION
