÷2, Differential-to-2.5V/3.3V
ECL/LVPECL Clock Generator
87332AMI-01 DATA SHEET
6 REVISION C 2/12/15
APPLICATION INFORMATION
Figure 2 shows how the differential input can be wired to accept single
ended levels. The reference voltage V_REF = V
CC
/2 is generated by
the bias resistors R1, R2 and C1. This bias circuit should be located
as close as possible to the input pin. The ratio of R1 and R2 might
FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
The clock layout topology shown below is a typical termination
for LVPECL outputs. The two different layouts mentioned are
recommended only as guidelines.
The differential outputs are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, termi-
nating resistors (DC current path to ground) or current sources
must be used for functionality. These outputs are designed to
drive 50Ω transmission lines. Matched impedance techniques
should be used to maximize operating frequency and minimize
signal distortion. Figures 3A and 3B show two different layouts
which are recommended only as guidelines. Other suitable clock
layouts may exist and it would be recommended that the board
designers simulate to guarantee compatibility across all printed
circuit and clock component process variations.
TERMINATION FOR 3.3V LVPECL OUTPUTS
FIGURE 3B. LVPECL OUTPUT T ERMINATIONFIGURE 3A. LVPECL OUTPUT T ERMINATION
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS
need to be adjusted to position the V_REF in the center of the input
voltage swing. For example, if the input clock swing is only 2.5V and
V
CC
= 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.
V_REF
R1
1K
C1
0.1u
R2
1K
Single Ended Clock Input
CLK
nCLK
VCC
R1
84
R2
84
3.3V
R3
125
R4
125
Z
o
= 50
Z
o
= 50
Input
3.3V
3.3V
+
_