OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

CS51414EMNR2G

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P20
CS51411, CS51412, CS51413, CS51414
http://onsemi.com
10
independent of switching duty cycle. The maximum load
current, given by the following formula under continuous
conduction mode, is less than the Current Limit due to the
ripple current.
I
O(MAX)
+ I
LIM
*
V
O
(V
IN
* V
O
)
2(L)(V
IN
)(f
s
)
where:
f
S
= switching frequency,
I
LIM
= current limit threshold,
V
O
= output voltage,
V
IN
= input voltage,
L = inductor value.
When the regulator runs undercurrent limit, the
subharmonic oscillation may cause low frequency
oscillation, as shown in Figure 13. Similar to current mode
control, this oscillation occurs at the duty cycle greater than
50% and can be alleviated by using a larger inductor value.
The current limit threshold is reduced to Foldback Current
when the FB pin falls below Foldback Threshold. This
feature protects the IC and external components under the
power up or overload conditions.
Figure 13. The Regulator in Current Limit
BOOST Pin
The BOOST pin provides base driving current for the
power switch. A voltage higher than V
IN
provides required
headroom to turn on the power switch. This in turn reduces
IC power dissipation and improves overall system
efficiency. The BOOST pin can be connected to an external
boost−strapping circuit which typically uses a 0.1 mF capacitor
and a 1N914 or 1N4148 diode, as shown in Figure 1. When the
power switch is turned on, the voltage on the BOOST pin is
equal to
V
BOOST
+ V
IN
) V
O
* V
F
where:
V
F
= diode forward voltage.
The anode of the diode can be connected to any DC voltage
other than the regulated output voltage. However, the
maximum voltage on the BOOST pin shall not exceed 40 V.
As shown in Figure 14, the BOOST pin current includes a
constant 7.0 mA predriver current and base current
proportional to switch conducting current. A detailed
discussion of this current is conducted in Thermal
Consideration section. A 0.1 mF capacitor is usually adequate
for maintaining the Boost pin voltage during the on time.
BIAS Pin (CS51412 and CS51414 Only)
The BIAS pin allows a secondary power supply to bias the
control circuitry of the IC. The BIAS pin voltage should be
between 3.3 V and 6.0 V. If the BIAS pin voltage falls below
that range, use a diode to prevent current drain from the
BIAS pin. Powering the IC with a voltage lower than the
regulator’s input voltage reduces the IC power dissipation
and improves energy transfer efficiency.
Figure 14. The Boost Pin Current Includes 7.0 mA
Predriver Current and Base Current when the Switch
is Turned On. The Beta Decline of the Power Switch
Further Increases the Base Current at High
Switching Current
0 0.5 1.0 1.5
SWITCHING CURRENT (A)
BOOST PIN CURRENT (mA)
0
5
10
15
20
25
30
Shutdown
The internal power switch will not turn on until the V
IN
pin rises above the Startup Voltage. This ensures no
switching until adequate supply voltage is provided to the
IC. The IC transitions to sleep mode when the SHDNB pin
is pulled low. In sleep mode, the internal power switch
transistor remains off and supply current is reduced to the
Shutdown Quiescent Current value (20 mA typical). This pin
has an internal pull-up current source, so defaults to high
(enabled) state when not connected.
CS51411, CS51412, CS51413, CS51414
http://onsemi.com
11
Figure 15. SHDNB pin equivalent internal circuit (a)
and practical interface examples (b), (c).
0.65V
20k
8V
SHDNB
To internal
bias rails
SHDNB
2V to 5V
SHDNB
(a)
(b)
(c)
Z1
Q1
Q2
D1
V
IN
80k
I1
5mA
Figure 15(a) depicts the SHDNB pin equivalent internal
circuit. If the pin is open, current source I1 flows into the
base of Q1, turning both Q1 and Q2 on. In turn, Q2 collector
current enables the various internal power rails. In
Figure 15(b), a standard logic gate is used to pull the pin low
by shunting I1 to ground, which places the IC in sleep
(shutdown) mode. Note that, when the gate output is logical
high, the voltage at the SHDNB pin will rise to the internal
clamp voltage of 8 V. This level exceeds the maximum
output rating for most common logic families. Protection
Zener diode Z1 permits the pin voltage to rise high enough
to enable the IC, but remain less than the gate output voltage
rating. In Figure 15(c), a single open-collector general-
purpose NPN transistor is used to pull the pin low. Since
transistors generally have a maximum collector voltage
rating in excess of 8 V, the protection Zener diode in
Figure 15(b) is not required.
Startup
During power up, the regulator tends to quickly charge up
the output capacitors to reach voltage regulation. This gives
rise to an excessive in−rush current which can be detrimental
to the inductor, IC and catch diode. In V
2
control, the
compensation capacitor provides Soft−Start with no need
for extra pin or circuitry. During the power up, the Output
Source Current of the error amplifier charges the
compensation capacitor which forces V
C
pin and thus output
voltage ramp up gradually.
The Soft−Start duration can be calculated by
T
SS
+
V
C
C
COMP
I
SOURCE
where:
V
C
= V
C
pin steady−state voltage, which is approximately
equal to error amplifier’s reference voltage.
C
COMP
= Compensation capacitor connected to the V
C
pin
I
SOURCE
= Output Source Current of the error amplifier.
Using a 0.1 mF C
COMP
, the calculation shows a T
SS
over
5.0 ms which is adequate to avoid any current stresses.
Figure 16 shows the gradual rise of the V
C
, V
O
and envelope
of the V
SW
during power up. There is no voltage overshoot
after the output voltage reaches the regulation. If the supply
voltage rises slower than the V
C
pin, output voltage may
overshoot.
Figure 16. The Power Up Transition of CS5141X
Regulator
Short Circuit
When the V
FB
pin voltage drops below Foldback
Threshold, the regulator reduces the peak current limit by
40% and switching frequency to 1/4 of the nominal
frequency. These features are designed to protect the IC and
external components during overload or short circuit
conditions. In those conditions, peak switching current is
clamped to the current limit threshold. The reduced
switching frequency significantly increases the ripple
current, and thus lowers the DC current. The short circuit can
cause the minimum duty cycle to be limited by Minimum
Output Pulse Width. The foldback frequency reduces the
minimum duty cycle by extending the switching cycle. This
protects the IC from overheating, and also limits the power
that can be transferred to the output. The current limit
foldback effectively reduces the current stress on the
inductor and diode. When the output is shorted, the DC
current of the inductor and diode can approach the current
limit threshold. Therefore, reducing the current limit by 40%
can result in an equal percentage drop of the inductor and
diode current. The short circuit waveforms are captured in
CS51411, CS51412, CS51413, CS51414
http://onsemi.com
12
Figure 17, and the benefit of the foldback frequency and
current limit is self−evident.
Figure 17. In Short Circuit, the Foldback Current and
Foldback Frequency Limit the Switching Current to
Protect the IC, Inductor and Catch Diode
Thermal Considerations
A calculation of the power dissipation of the IC is always
necessary prior to the adoption of the regulator. The current
drawn by the IC includes quiescent current, predriver
current, and power switch base current. The quiescent
current drives the low power circuits in the IC, which
include comparators, error amplifier and other logic blocks.
Therefore, this current is independent of the switching
current and generates power equal to
W
Q
+ V
IN
I
Q
where:
I
Q
= quiescent current.
The predriver current is used to turn on/off the power
switch and is approximately equal to 12 mA in worst case.
During steady state operation, the IC draws this current from
the Boost pin when the power switch is on and then receives
it from the V
IN
pin when the switch is off. The predriver
current always returns to the V
SW
pin. Since the predriver
current goes out to the regulator’s output even when the
power switch is turned off, a minimum load is required to
prevent overvoltage in light load conditions. If the Boost pin
voltage is equal to V
IN
+ V
O
when the switch is on, the power
dissipation due to predriver current can be calculated by
W
DRV
+ 12 mA (V
IN
* V
O
)
V
O
2
V
IN
)
The base current of a bipolar transistor is equal to collector
current divided by beta of the device. Beta of 60 is used here
to estimate the base current. The Boost pin provides the base
current when the transistor needs to be on.
The power dissipated by the IC due to this current is
W
BASE
+
V
O
2
V
IN
I
S
60
where:
I
S
= DC switching current.
When the power switch turns on, the saturation voltage
and conduction current contribute to the power loss of a
non−ideal switch. The power loss can be quantified as
W
SAT
+
V
O
V
IN
I
S
V
SAT
where:
V
SAT
= saturation voltage of the power switch which is
shown in Figure 12.
The switching loss occurs when the switch experiences
both high current and voltage during each switch transition.
This regulator has a 30 ns turn−off time and associated
power loss is equal to
W
S
+
I
S
V
IN
2
30 ns f
S
The turn−on time is much shorter and thus turn−on loss is
not considered here.
The total power dissipated by the IC is sum of all the above
W
IC
+ W
Q
) W
DRV
) W
BASE
) W
SAT
) W
S
The IC junction temperature can be calculated from the
ambient temperature, IC power dissipation and thermal
resistance of the package. The equation is shown as follows,
T
J
+ W
IC
R
qJA
) T
A
The maximum IC junction temperature shall not exceed
125°C to guarantee proper operation and avoid any damages
to the IC.
Using the BIAS Pin
The efficiency savings in using the BIAS pin is most
notable at low load and high input voltage as will be
explained below.
Figure 18 will help to understand the increase in efficiency
when the BIAS pin is used. The circuitry shown is not the
actual implementation, but is useful in the explanation.
Figure 18.
Internal
BIAS
BIAS
V
in
P1
P2
Internal bias to the IC can be supplied via the V
in
pin or the
BIAS pin. When the BIAS pin is low, the logic turns P2 on
and current is routed to the internal bias circuitry from the
V
in
pin. Conversely, when the BIAS pin is high, the logic
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P20

CS51414EMNR2G

Mfr. #:
Buy CS51414EMNR2G
Manufacturer:
ON Semiconductor
Description:
Switching Voltage Regulators 1.5A 520kHz BUCK REG LOW VOLTAGE
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet