LPC47N217-JV

2006 - 2014 Microchip Technology Inc. DS00001810A-page 1
Product Features
3.3 Volt Operation (5V tolerant)
Programmable Wakeup Event Interface
(IO_PME# Pin)
SMI Support (IO_SMI# Pin)
GPIOs (14)
Two IRQ Input Pins
XNOR Chain
PC99a, PC2001
ACPI 2.0 Compliant
64-pin STQFP RoHS Compliant Package
Intelligent Auto Power Management
•Serial Ports
- One Full Function Serial Port
- High Speed 16C550A Compatible UART with
Send/Receive 16-Byte FIFO
- Supports 230k and 460k Baud
- Programmable Baud Rate Generator
- Modem Control Circuitry
Infrared Communications Controller
- IrDA v1.2 (4Mbps), HPSIR, ASKIR, Con-
sumer IR Support
- 1 IR Port
- 96 Base I/O Address, 15 IRQ Options and 3
DMA Options
Multi-Mode Parallel Port with ChiProtect
TM
- Standard Mode IBM PC/XT, PC/AT, and PS/2
Compatible Bidirectional Parallel Port
- Enhanced Parallel Port (EPP) Compatible -
EPP 1.7 and EPP 1.9 (IEEE 1284 Compliant)
- IEEE 1284 Compliant Enhanced Capabilities
Port (ECP)
- ChiProtect Circuitry for Protection Against
Damage Due to Printer Power-On
- 192 Base I/O Address, 15 IRQ and 3 DMA
Options
LPC Bus Host Interface
- Supports LPC Bus frequencies of 19.2 MHz
to 33 MHz
- Multiplexed Command, Address and Data
Bus
- 8-Bit I/O Transfers
- 8-Bit DMA Transfers
- 16-Bit Address Qualification
- Serial IRQ Interface Compatible with Serial-
ized IRQ Support for PCI Systems
- PCI CLKRUN# Support
- Power Management Event (IO_PME#) Inter-
face Pin
Description
The Microchip LPC47N217 is a 3.3V PC 99, PC2001,
and ACPI 2.0 compliant Super I/O Controller. The
LPC47N217 implements the LPC interface, a pin
reduced ISA interface which provides the same or bet-
ter performance as the ISA/X-bus with a substantial
savings in pins used. The part also includes 14 GPIO
pins.
The LPC47N217 incorporates a 16C550A compatible
UART and one Multi-Mode parallel port with ChiProtect
circuitry plus EPP and ECP support. This device also
offers a full 16-bit internally decoded address bus, a
Serial IRQ interface with PCI CLKRUN# support, relo-
catable configuration ports, and three DMA channel
options.
The on-chip UART is compatible with the 16C550A.
There is a dedicated Serial Infrared interface UART,
which complies with IrDA v1.2 (Fast IR), HPSIR, and
ASKIR formats (used by Sharp and other PDAs), as
well as Consumer IR.
The parallel port is compatible with IBM PC/AT archi-
tectures, as well as IEEE 1284 EPP and ECP. The par-
allel port ChiProtect circuitry prevents damage caused
by an attached powered printer when the LPC47N217
is not powered.
The LPC47N217 features Software Configurable Logic
(SCL) for ease of use. SCL allows programmable sys-
tem configuration of key functions such as the parallel
port and UART.
The LPC47N217 supports the ISA Plug-and-Play Stan-
dard register set (Version 1.0a) and provides the rec-
ommended functionality to support Windows operating
systems, PC99, and PC2001. The I/O Address, DMA
Channel, and Hardware IRQ of each device in the
LPC47N217 may be reprogrammed through the inter-
nal configuration registers. There are multiple I/O
address location options, a Serialized IRQ interface,
and three DMA channels.
LPC47N217
64-Pin Super I/O with LPC Interface
LPC47N217
DS00001810A-page 2 2006 - 2014 Microchip Technology Inc.
TO OUR VALUED CUSTOMERS
It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip
products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and
enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via
E-mail at docerrors@microchip.com. We welcome your feedback.
Most Current Data Sheet
To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.
The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for cur-
rent devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the
revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
Microchip’s Worldwide Web site; http://www.microchip.com
Your local Microchip sales office (see last page)
When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are
using.
Customer Notification System
Register on our web site at www.microchip.com to receive the most current information on all of our products.
2006 - 2014 Microchip Technology Inc. DS00001810A-page 3
LPC47N217
BLOCK DIAGRAM
FIGURE 1: LPC47N217 BLOCK DIAGRAM
TXD1, nRTS1, nDTR1
SER_IRQ
PCI_CLK
Vcc
Vss
IO_PME#
Denotes Multifunction Pins
IRTX2, IRMODE*
IRRX2, IRRX3*
SERIAL
IRQ
LPC BUS
INTERFACE
V
TR
CLOCK
GEN
CLOCKI
SMI PME WDT
*
16C550
COMPATIBLE
SERIAL
PORT 1
nCTS1, RXD1,
nDSR1, nDCD1, nRI1
CONFIGURATION
REGISTERS
GENERAL
PURPOSE
I/O
GP10, GP11,
GP12*, GP13*,
GP14*,
GP23*,
GP4[0:7]
MULTI-MODE
PARALLEL
PORT
PD[0:7],
BUSY, SLCT,
PE, nERROR, nACK
nSLCTIN, nALF
nINIT, nSTROBE
CONTROL, ADDRESS, DATA
LAD0
LAD1
LAD2
LAD3
LFRAME#
LDRQ#
LPCPD#
PCI_RESET#
ACPI
BLOCK
IO_SMI#*
INFRARED
INTERFACE
CLKRUN#
IRQIN1*, IRQIN2*

LPC47N217-JV

Mfr. #:
Manufacturer:
Microchip Technology
Description:
I/O Controller Interface IC 64-Pin Mobile I/O
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet