LC75886PW
www.onsemi.com
2
Specifications
Absolute Maximum Ratings
at Ta = 25C, V
SS
= 0 V
Parameter Symbol Conditions Ratings Unit
Maximum supply voltage
V
DD
max V
DD
0.3 to +7.0
V
Input voltage
V
IN
1
CE, CL, DI,
RES
0.3 to +7.0
V
V
IN
2 OSC, TEST, V
DD
1, V
DD
2, KI1 to KI5
0.3 to V
DD
+0.3
Output voltage V
OUT
1
DO
0.3 to +7.0
V
V
OUT
2
OSC, S1 to S57, COM1 to COM4, KS1 to KS6,
P1 to P5
0.3 to V
DD
+0.3
Output current I
OUT
1
S1 to S57
300
A
I
OUT
2
COM1 to COM4
3
mA
I
OUT
3
KS1 to KS6
1
I
OUT
4
P1 to P5
5
Allowable power dissipation Pd max
Ta = 85C
200
mW
Operating temperature Topr
40 to +85
C
Storage temperature Tstg
55 to +125
C
Allowable Operating Ranges
at Ta = 40 to +85C, V
SS
= 0 V
Parameter Symbol Conditions
Ratings
Unit
min typ max
Supply voltage V
DD
V
DD
4.5 6.0 V
Input voltage V
DD
1 V
DD
1
2/3V
DD
V
DD
V
V
DD
2 V
DD
2
1/3V
DD
V
DD
Input high level voltage V
IH
1
CE, CL, DI,
RES
0.4V
DD
6.0
V
V
IH
2 KI1 to KI5
0.6V
DD
V
DD
V
IH
3 OSC: External clock operating mode
0.4V
DD
V
DD
Input low level voltage V
IL
1
CE, CL, DI,
RES
0 0.2V
DD
V
V
IL
2 KI1 to KI5
0 0.2V
DD
V
IL
3 OSC: External clock operating mode
0 0.2V
DD
Recommended external
resistor for RC oscillation
R
OSC
OSC: RC oscillation operating mode
39 k
Recommended external
capacitor for RC oscillation
C
OSC
OSC: RC oscillation operating mode
1000 pF
Guaranteed range of RC
oscillation
f
OSC
OSC: RC oscillation operating mode
19 38 76 kHz
External clock operating
frequency
f
CK
OSC: External clock operating mode
[Figure4]
10 38 76 kHz
External clock duty cycle D
CK
OSC: External clock operating mode
[Figure4]
30 50 70 %
Data setup time t
ds
CL, DI [Figure2], [Figure3]
160 ns
Data hold time t
dh
CL, DI [Figure2], [Figure3]
160 ns
CE wait time t
cp
CE, CL [Figure2], [Figure3]
160 ns
CE setup time t
cs
CE, CL [Figure2], [Figure3]
160 ns
CE hold time t
ch
CE, CL [Figure2], [Figure3]
160 ns
High level clock pulse width t
H
CL [Figure2], [Figure3]
160 ns
Low level clock pulse width t
L
CL [Figure2], [Figure3]
160 ns
Rise time t
r
CE, CL, DI [Figure2], [Figure3]
160 ns
Fall time t
f
CE, CL, DI [Figure2], [Figure3]
160 ns
DO output deley time t
dc
DO R
PU
= 4.7 kΩ C
L
= 10 pF *1
[Figure2], [Figure3]
1.5 s
DO rise time t
dr
DO R
PU
= 4.7 kΩ C
L
= 10 pF *1
[Figure2], [Figure3]
1.5 s
Note: *1 Since the DO pin is an open-drain output, these times depend on the values of the pull-up resistor
R
PU
and the load capacitance C
L
.
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed,
damage may occur and reliability may be affected.
Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended
Operating Ranges limits may affect device reliability.