CAT5172
http://onsemi.com
3
Table 4. ELECTRICAL CHARACTERISTICS: 50 kW and 100 kW Versions
V
DD
= 5 V 10%, or 3 V 10%; V
A
= V
DD
; V
B
= 0 V; –40C < T
A
< +85C; unless otherwise noted.
Parameter
Test Conditions Symbol Min
Typ
(Note 3)
Max Unit
DC CHARACTERISTICS − RHEOSTAT MODE
Resistor Differential Nonlinearity (Note 4)
R
WB
, V
A
= no connection R−DNL −1 0.1 +1 LSB
Resistor Integral Nonlinearity (Note 4) R
WB
, V
A
= no connection R−INL −2 0.4 +2 LSB
Nominal Resistor Tolerance (Note 5) T
A
= 25C nR
AB
−20 +20 %
Resistance Temperature Coefficient V
AB
= V
DD
, Wiper = no connection nR
AB
/nT 100 ppm/C
Wiper Resistance
V
DD
= 5 V
R
W
50 120 W
V
DD
= 3 V 100 250
DC CHARACTERISTICS − POTENTIOMETER DIVIDER MODE
Resolution
N 8 Bits
Differential Nonlinearity (Note 6) DNL −1 0.1 +1 LSB
Integral Nonlinearity (Note 6) INL −1 0.4 +1 LSB
Voltage Divider Temperature Coefficient Code = 0x80 nV
W
/nT 100 ppm/C
Full-Scale Error Code = 0xFF V
WFSE
−3 −1 0 LSB
Zero-Scale Error Code = 0x00 V
WZSE
0 1 3 LSB
RESISTOR TERMINALS
Voltage Range (Note 7)
V
A,B,W
GND V
DD
V
Capacitance (Note 8) A, B f = 1 MHz, measured to GND,
Code = 0 x 80
C
A,B
45 pF
Capacitance (Note 8) W f = 1 MHz, measured to GND,
Code = 0 x 80
C
W
60 pF
Common-Mode Leakage (Note 8) V
A
= V
B
= V
DD
/2 I
CM
1 nA
DIGITAL INPUTS
Input Logic High
V
DD
= 5 V V
IH
0.7 x V
DD
V
Input Logic Low V
DD
= 5 V V
IL
0.3V
DD
V
Input Logic High V
DD
= 3 V V
IH
0.7 x V
DD
V
Input Logic Low V
DD
= 3 V V
IL
0.3V
DD
V
Input Current V
IN
= 0 V or 5 V I
IL
1
mA
Input Capacitance (Note 8) C
IL
5 pF
POWER SUPPLIES
Power Supply Range
V
DD
RANGE
2.7 5.5 V
Supply Current V
IH
= 5 V or V
IL
= 0 V I
DD
0.3 2
mA
Power Dissipation (Note 9) V
IH
= 5 V or V
IL
= 0 V, V
DD
= 5 V P
DISS
0.2 mW
Power Supply Sensitivity nV
DD
= +5 V 10%, Code = Midscale PSS 0.05 %/%
3. Typical specifications represent average readings at +25C and V
DD
= 5 V.
4. Resistor position nonlinearity error R−INL is the deviation from an ideal value measured between the maximum resistance and the
minimum resistance wiper positions. R−DNL measures the relative step change from ideal between successive tap positions. Parts are
guaranteed monotonic.
5. V
AB
= V
DD
, Wiper (V
W
) = no connect.
6. INL and DNL are measured at VW with the digital POT configured as a potentiometer divider similar to a voltage output D/A converter.
V
A
= V
DD
and V
B
= 0 V. DNL specification limits of 1 LSB maximum are guaranteed monotonic operating conditions.
7. Resistor terminals A, B, W have no limitations on polarity with respect to each other.
8. Guaranteed by design and not subject to production test.
9. PDISS is calculated from (I
DD
x V
DD
). CMOS logic level inputs result in minimum power dissipation.
10.All dynamic characteristics use V
DD
= 5 V.