PHD9NQ20T All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 03 — 16 December 2010 3 of 12
NXP Semiconductors
PHD9NQ20T
N-channel TrenchMOS standard level FET
Fig 1. Normalized total power dissipation as a
function of mounting base temperature
Fig 2. Normalized continuous drain current as a
function of mounting base temperature
T
mb
= 25 °C; I
DM
is single pulse unclamped inductive load
Fig 3. Safe operating area; continuous and peak drain
currents as a function of drain-source voltage
Fig 4. Single-shot avalanche rating; avalanche
current as a function of avalanche period
40
60
20
80
100
P
der
(%)
0
T
mb
(°C)
0 20015050 100
40
60
20
80
100
I
D
(%)
0
T
mb
(°C)
0 20015050 100
V
DS
(V)
110
3
10
2
10
10
2
10
10
3
I
DM
(A)
1
D.C.
100 ms
10 ms
1 ms
100 μs
tp = 10 μs
R
DS(on)
= V
DS
/ I
D
t
AV
(ms)
10
−3
10110
−2
10
−1
1
10
l
AS
(A)
10
−1
25 °C
T
j
prior to avalanche = 150 °C