ADIS16360/ADIS16365 Data Sheet
Rev. E | Page 4 of 20
Parameter Test Conditions/Comments Min Typ Max Unit
Gain Error ±2 LSB
Input Range 0 3.3 V
Input Capacitance During acquisition 20 pF
DAC OUTPUT 5 kΩ/100 pF to GND
Resolution 12 Bits
Relative Accuracy 101 LSB ≤ input code ≤ 4095 LSB ±4 LSB
Differential Nonlinearity ±1 LSB
Offset Error ±5 mV
Gain Error ±0.5 %
Output Range 0 3.3 V
Output Impedance 2 Ω
Output Settling Time 10 µs
LOGIC INPUTS
Input High Voltage, V
2.0 V
Input Low Voltage, V
0.8 V
CS
signal to wake up from sleep mode
CS
Wake-Up Pulse Width 20 µs
Logic 1 Input Current, I
V
= 3.3 V ±0.2 ±10 µA
Logic 0 Input Current, I
V
= 0 V
All Pins Except
RST
40 60 μA
RST
Pin 1 mA
DIGITAL OUTPUTS
1
Output High Voltage, V
I
= 1.6 mA 2.4 V
Output Low Voltage, V
I
= 1.6 mA 0.4 V
FLASH MEMORY Endurance
2
10,000 Cycles
Data Retention
3
T
= 85°C 20 Years
FUNCTIONAL TIMES
4
Time until data is available
Power-On Start-Up Time Normal mode, SMPL_PRD ≤ 0x09 180 ms
Low power mode, SMPL_PRD ≥ 0x0A 250 ms
Reset Recovery Time Normal mode, SMPL_PRD ≤ 0x09 60 ms
Low power mode, SMPL_PRD ≥ 0x0A 130 ms
Sleep Mode Recovery Time Normal mode, SMPL_PRD ≤ 0x09 4 ms
Low power mode, SMPL_PRD ≥ 0x0A 9 ms
Normal mode, SMPL_PRD ≤ 0x09
Low power mode, SMPL_PRD ≥ 0x0A 90 ms
Automatic Self-Test Time SMPL_PRD = 0x0001 12 ms
CONVERSION RATE SMPL_PRD = 0x0001 to 0x00FF 0.413 819.2 SPS
Clock Accuracy ±3 %
Sync Input Clock
0.8 1.2 kHz
POWER SUPPLY Operating voltage range, VCC 4.75 5.0 5.25 V
Power Supply Current Low power mode 24 mA
Normal mode 49 mA
Sleep mode 500 µA
1
The digital I/O signals are driven by an internal 3.3 V supply, and the inputs are 5 V tolerant.
2
Endurance is qualified as per JEDEC Standard 22, Method A117, and measured at −40°C, +25°C, +85°C, and +125°C.
3
The data retention lifetime equivalent is at a junction temperature (T
J
) of 85°C as per JEDEC Standard 22, Method A117. Data retention lifetime decreases with junction
temperature.
4
These times do not include thermal settling and internal filter response times (330 Hz bandwidth), which may affect overall accuracy.
5
The sync input clock functions below the specified minimum value, at reduced performance levels.