Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
CSPU877ABVG
P1-P3
P4-P6
P7-P9
P10-P12
P13-P13
10
COMMERCIAL TEMPERATURE RANGE
IDTCSPU877A
1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
TEST CIRCUIT AND SWIT
CHING WA
VEFORMS
Dynamic Phase Offset
Time Delay Between Output Enable (OE) and Clock Output (Y,
Y
)
OE
Y/
Y
OE
50%
V
DDQ
t
EN
50%
V
DDQ
50
%
V
DD
Q
t
DI
S
50%
V
DDQ
Y
Y
Y
Y
FB
IN
CLK
t
(Ø)
DY
N
t
(Ø)
t
(Ø)
DY N
SSC
ON
SSC
OFF
CLK
FB
IN
t
(Ø)
D
YN
t
(Ø
)
t
(Ø)
DYN
SSC
ON
SSC
OFF
11
IDTCSPU877A
1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
COMMERCIAL TEMPERATURE RANGE
Input and Output Slew Rates
APPLICA
TION INFORMA
TION
Clock Loading on the PLL outputs (pF)
Clock Structure
# of SDRAM Loads per Clock
Min.
Max.
#1
2
3
5
#2
4
6
1
0
TEST CIRCUIT AND SWIT
CHING WA
VEFORMS
Recommended Filtering for the Analog and Digital Power Supplies (AV
DD
and V
DDQ
)
NOTES:
Place all decoupling capacitors as close to the CSPU877A pins as possible.
Use wide traces for A
VDD
and AGND.
Recommended bead: Fair-rite P/N 2506036017Y0 or equivalent (0.8
Ω
DC max., 600
Ω
at 100MHz).
Cl
ock
In
puts
and
Outputs,
OE
80%
20%
V
ID
,V
OD
t
R(I),
t
R( O)
80%
20%
V
20%
V
80%
t
SLF
(I
/O
)
=
t
F(I/O)
t
F(
I),
t
F(O )
V
20
%
V
80%
t
SLR(I/O)
=
t
R(I/O)
V
DDQ
GND
VIA
CAR
D
VIA
CAR
D
BEAD
06
03
4.7
uF
1206
0.1uF
0603
2200pF
0603
AV
DD
AG
ND
V
DDQ
GND
CSPU877A
1
Ω
1
0.1uF
06
03
10
12
COMMERCIAL TEMPERATURE RANGE
IDTCSPU877A
1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
APPLICA
TION INFORMA
TION
Clock Structure 1
Clock Structure 2
CSPU877A
C
=
10pF
R
=
120
Ω
FBIN
FBIN
R
=
120
Ω
CLK
CLK
Feedback
path
R
=
120
Ω
Z=6
0
Ω
Z=6
0
Ω
8m
o
r
e
SDRAM
SDRAM
~2.
5
"
~0.3"
~0
.6"
(spl
it
to
terminator)
CSPU87 7A
C
=
10pF
R=1
2
0
Ω
FBIN
FBIN
R=1
2
0
Ω
CLK
CLK
Feedback
path
R=1
2
0
Ω
Z=6
0
Ω
Z=6
0
Ω
8m
o
r
e
SDRAM
SDRAM
~2
.5
"
~0.3"
~0.
6
"
(s
pli
t
to
t
e
rmi
n
ato
r
)
SDRAM
SDRAM
St
ack
ed
Stacked
P1-P3
P4-P6
P7-P9
P10-P12
P13-P13
CSPU877ABVG
Mfr. #:
Buy CSPU877ABVG
Manufacturer:
IDT
Description:
Clock Drivers & Distribution 1.8V PLL Differ 1:10 DDR 2 Clock Driver
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
CSPU877ABVG
CSPU877ANLG8
CSPU877ABVG8
CSPU877ANLG
