DS1330WP-100IND+

DS1330W
7 of 10
POWER-DOWN/POWER-UP CONDITION
BATTERY WARNING DETECTION
DS1330W
8 of 10
POWER-DOWN/POWER-UP TIMING (T
A
: See Note 10)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
V
CC
Fail Detect to
CE
and
WE
Inactive
t
PD
1.5 µs 11
V
CC
slew from V
TP
to 0V t
F
150 µs
V
CC
Fail Detect to
RST
Active
t
RPD
15 µs 14
V
CC
slew from 0V to V
TP
t
R
150 µs
V
CC
Valid to
CE
and
WE
Inactive
t
PU
2 ms
V
CC
Valid to End of
Write Protection
t
REC
125 ms
V
CC
Valid to
RST
Inactive
t
RPU
150 200 350 ms 14
V
CC
Valid to
BW
Valid
t
BPU
1 s 14
BATTERY WARNING TIMING (T
A
: See Note 10)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Battery Test Cycle t
BTC
24 hr
Battery Test Pulse Width t
BTPW
1 s
Battery Test to
BW
Active
t
BW
1 s
(T
A
= +25°C)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Expected Data
Retention Time
t
DR
10 years 9
WARNING:
Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery
backup mode.
NOTES:
1.
WE
is high for a Read Cycle.
2.
OE
= V
IH
or V
IL
. If
OE
= V
IH
during write cycle, the output buffers remain in a high impedance state.
3. t
WP
is specified as the logical AND of
CE
and
WE
. t
WP
is measured from the latter of
CE
or
WE
going low to the earlier of
CE
or
WE
going high.
4. t
DS
is measured from the earlier of
CE
or
WE
going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the
CE
low transition occurs simultaneously with or latter than the
WE
low transition, the output
buffers remain in a high impedance state during this period.
7. If the
CE
high transition occurs prior to or simultaneously with the
WE
high transition, the output
buffers remain in high-impedance state during this period.
8. If
WE
is low or the
WE
low transition occurs prior to or simultaneously with the
CE
low transition,
the output buffers remain in a high-impedance state during this period.
DS1330W
9 of 10
9. Each DS1330W has a built-in switch that disconnects the lithium source until V
CC
is first applied by
the user. The expected t
DR
is defined as accumulative time in the absence of V
CC
starting from the
time power is first applied by the user.
10. All AC and DC electrical characteristics are valid over the full operating temperature range. For
commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -4C to
+85°C.
11. In a power-down condition the voltage on any pin may not exceed the voltage on V
CC
.
12. t
WR1
and t
DH1
are measured from
WE
going high.
13. t
WR2
and t
DH2
are measured from
CE
going high.
14.
RST
and
BW
are open drains and cannot source current. External pullup resistors should be
connected to these pins for proper operation. Both pins will sink 10mA.
15. DS1330 modules are recognized by Underwriters Laboratories (UL) under file E99151.
DC TEST CONDITIONS
Outputs Open
Cycle = 200 ns for operating current
All voltages are referenced to ground
AC TEST CONDITIONS
Output Load: 100 pF + 1TTL Gate
Input Pulse Levels: 0 to 2.7V
Timing Measurement Reference Levels
Input: 1.5V
Output: 1.5V
Input pulse Rise and Fall Times: 5ns
ORDERING INFORMATION
PART TEMP RANGE
SUPPLY
TOLERANCE
PIN-PACKAGE
DS1330WP-100+
0°C to +70°C
3.3V
±
0.3V
34 PCAP*
DS1330WP-100IND+
-40°C to +85°C
3.3V
±
0.3V
34 PCAP*
+Denotes a lead(Pb)-free/RoHS-compliant package.
*DS9034PC+ or DS9034PCI+ (PowerCap) required. Must be ordered separately.
PACKAGE INFORMATION
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note
that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a
different suffix character, but the drawing pertains to the package regardless of RoHS status.
PACKAGE TYPE PACKAGE CODE OUTLINE NO.
LAND
PATTERN NO.
34 PCAP PC2+4
21-0246

DS1330WP-100IND+

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
NVRAM 3.3V 256K NV RAM w/Battery Monitor
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet