13
ICS2008B
ICS2008B
Absolute Maximum Ratings
Operating Temperature . . . . . . . . . . . . . . . . . . C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . 65°C to +150° C
Voltage on any pin to GND . . . . . . . . . . . . . . 0.5 V to V
DD
+0.5 V
Voltage on V
DD
to GND . . . . . . . . . . . . . . . . . 0.5 V to +7.0 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . 1.0 watt
Stresses above those listed under Absolute Maximum Ratings above may cause permanent damage to the device. This is a stress
rating only. Operating the device at these levels is not recommended, and specifications are not implied.
T
A
= 0°C to +70°C; V
DD
= 5V
±
10%; GND = 0V
DC Electrical Characteristic
PARAMETER SYMBOL MIN TYP MAX UNITS
Digital Inputs
Input Low Voltage
Input High Voltage
Input Leakage Current
Input Capacitance
VIL
VIH
IIL
CIN
–0.5
2.0
0.8
VDD+0.5
10
7
V
V
A
pF
Digital Outputs
Output Low Voltage (IOL = 4.0mA)
Output High Voltage (IOH = 0.4mA)
Tri-State Current
Output Capacitance
Bi-Directional Capacitance
VOL
VOH
IOZ
2.4
0.4
10
10
10
V
V
A
pF
pF
Analog Inputs
Video Input Voltage (Y1, Y2, C1, C2)
LTC Differential Input Voltage
LTCIN+, LTCIN–, CLICK, FRAME input voltage
CLICK and FRAME bias voltage
0.1
–0.3
1.0
VDD/3
VDD+0.3
Vp-p
Vp-p
V
V
Analog Outputs
Video Output Voltage (YOUT, COUT)
LTC Output Voltage (Volume set at max.; Iout=35mA)
LTC Output Voltage Amplitude Control Step
LTC Output Voltage Amplitude Range
1.0
2.0
3
33
Vp-p
Vp-p
dB
dB
Analog VDD Supply Current
Digital VDD Supply Current
IDD1
IDD2
50
5
mA
mA
ICS2008B
14
ICS2008B
AC Electrical Characteristics
Notes:
1. This timing parameter must be met for proper operation of indirect register access using auto-increment.
T
A
= 0°C to +70°C; V
DD
= 5V
±
10%; GND = 0V
FIGURE 3 — Host Processor Bus Timing
PARAMETER SYMBOL MIN TYP MAX UNITS
Address setup to IOR* or IOW* command
t
ACS
20 ns
Address hold from IOR* or IOW* command
t
AH
10 ns
Read pulse width
t
RD
150 ns
Access time
t
ACC
150 ns
Output enable access time
t
OE
50 ns
Data hold from IOR* high
t
RDH
10 ns
Read command inactive time
t
RHRL
70 ns
Write pulse width
t
WR
150 ns
Write data setup to IOW* high
t
WDS
20 ns
Write data hold from IOW* high
t
WDH
10 ns
Write command inactive time
t
WHWL
70 ns
CS* inactive time (Note 1)
t
CHCL
20 ns
UART Port Bit Rate (Command Register [1:0] = 00)
UART Port Bit Rate (Command Register [1:0] = 01)
UART Port Bit Rate (Command Register [1:0] = 10)
9.6
31.25
38.4
kHz
kHz
kHz
15
ICS2008B
ICS2008B
Applications
Crystal Oscillator
This oscillator will operate
properly with either a serial or
parallel resonant crystal. If fre-
quency accuracy is critical,
a parallel resonant crystal is
recommended.
Threshold Bypass Pins
These pins provide access to the internal references for clamp
level (CTHRESH), SYNC slicer (STHRESH), and data slicer
(DTHRESH). In general, these pins are left open, and the levels
are output. However, should the user want to set other levels,
these pins can be over-driven with the desired threshold
level(s).
CTHRESH is the threshold
to which the input video
sync tips are clamped. The
CTHRESH level is nomi-
nally 1.3V. With the
incoming video riding on
this 1.3V DC level, the in-
ternal SYNC separator
sizes the video at 20 IRE up
from the SYNC tips. This
level, STHRESH, is nomi-
nally 0.14V above
CTHRESH. The SYNC separator ignores short pulses which
fall below the STHRESH level such as these that come from the
chroma component of the video. DTHRESH is the data slicer
reference. It is nominally 0.57V above CTHRESH.
Video Inputs
Y1, Y2, C1 and C2 pins
must be capacitively
coupled to the terminated
video source(s). These in-
puts are clamped to the
CTHRESH level. A typi-
cal coupling capacitance
is 0.1µF.
Video Outputs
YOUT and COUT are
outputs of analog multi-
plexers which select the
video source from Y1,
C1 or Y2, C2. These
outputs are not buffered,
so minimizes signal dis-
tortion. It is, therefore,
important to keep the ca-
pacitive and resistive
load on the YOUT and
COUT pins to a mini-
mum. If DC coupling is desired, the plus input of the opamp
should be high impedance with a low bias current, and its out-
put should be able to drive a 75 ohm load with an appropriate
video bandwidth. In general, composite NTSC and S-video
signals have a bandwidth of 4.2 MHz. A minimum output
buffer bandwidth of 10 MHz is recommended. Care should
be taken in board layout to minimize stray capacitance on the
YOUT and COUT pins. Otherwise, there could be high fre-
quency roll-off which could result in a loss of chrominance
amplitude.
Self Biased Inputs
The CLICK and FRAME inputs are biased to 1/3 VDD and
connected to plus inputs of two comparators. The minus
inputs are internally biased to 1/3 VDD. When CLICK or
FRAME sources are ana-
log, they should be
capacitively coupled to the
input pin. However, if the
sources are digital, they
may be tied to the pins di-
rectly. It is important to
make sure that the digital
levels into these pins swing
above and below the 1/3
VDD threshold of the com-
parators. This is not a
problem with digital CMOS
sources, but it could be
with TTL sources.
LTCIN+ and LTCIN
are
comparator inputs for the
LTC input. This differential
input is provided to maximize noise immunity. If the LTC
source is single ended, the LTCIN
should be capacitively
coupled to the ground reference of that source. If the LTC
source is digital, set the LTCIN
to the desired threshold, and
connect the digital source to LTCIN+.
Fig. 4 - Crystal Oscillator
Fig. 5 Threshold Bias
Fig. 6 S-Video Input
Fig. 7 - Video Output
Fig. 8 - Self Biased Inputs

ICS2008BY-10LFT

Mfr. #:
Manufacturer:
Description:
IC TIME CODE RCVR/GEN 44-TQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet