9/20/06, v 2.0Alliance MemoryP. 6 of 10
®
Write waveform 2 (CE controlled)
10,11
AC test conditions
Notes
1 During V
CC
power-up, a pull-up resistor to V
CC
on CE is required to meet I
SB
specification.
2 This parameter is sampled, but not 100% tested.
3 For test
conditions, see AC Test Conditions, Figures A and B.
4 These
parameters are specified with C
L
= 5 pF, as in Figures B. Transition is measured ± 200 mV from steady-state voltage.
5 This parameter is guaranteed, but not tested.
6 WE
is high for read cycle.
7 CE
and OE are low for read cycle.
8 Address is valid prior to or coincident with CE
transition low.
9 All read cycle timings are referenced from the last valid address to the first transitioning address.
10 N/A
1
1 All write cycle timings are referenced from the last valid address to the first transitioning address.
12 Not
applicable.
13 C =
30 pF, except all high Z and low Z parameters where C = 5 pF.
Address
CE
LB, UB
WE
Data
IN
t
WC
t
CW
t
BW
t
WP
t
DW
t
DH
t
OW
t
WZ
t
WR
Data
OUT
Data undefined
high Z high
Z
t
AS
t
AW
Data valid
t
CLZ
t
AH
255
?
C
13
320
?
GND
+3.3 V
Figur
e B: 3.3 V Output load
168
?
Thevenin Equivalent:
D
OUT
+1.728 V
10%
90%
10%
90%
GND
+3.0 V
Figure A: Input pulse
3 ns
D
OUT
– Output load: see Figure B.
– Input pulse level: GND to 3.0 V. See Figure A.
– Input
rise and fall times: 3 ns. See Figure A.
– Input
and output timing reference levels: 1.5
AS7C31026C