BD6761FS,BD6762FV
Technical Note
7/22
www.rohm.com
2010.06 - Rev.
A
© 2010 ROHM Co., Ltd. All rights reserved.
2)BD6762FV
Fig.10 BD6762FV Block Diagram
BD6762FV pin Function
No. Pin name Function No. Pin name Function
1 GND GND pin 21 ST/SP Start/Stop pin
2 RF Motor current detection pin 22 FR Forward/reverse rotation switching pin
3 UHG U-phase high-side FET gate pin 23 SB Short brake pin
4 U
Protection pin for U-phase high-side
FET GS breakdown voltage
24 120/SL 120°/slope switching pin
5 ULG U-phase low-side FET gate pin 25 FGIN+ FG amplifier input + pin
6 VHG V-phase high-side FET gate pin 26 FGIN- FG amplifier input - pin
7 V
Protection pin for V-phase high-side
FET GS breakdown voltage
27 FGOUT FG amplifier output pin
8 VLG V-phase low-side FET gate pin 28 FGSOUT FGS output pin
9 WHG W-phase high-side FET gate pin 29 CLKIN Reference CLK input pin
10 W
Protection pin for W-phase high side
FET GS breakdown voltage
30 LPF VCO system loop filter connection pin
11 WLG W-phase low-side FET gate pin 31 POUT PLL output pin
12 VREG Internal power supply 5 V output pin 32 DOUT Speed discriminator output pin
13 CFE PWM frequency control pin 33 INTIN Integration amplifier input pin
14 RFE CEF charge/discharge current control pin 34 INTOUT Integration amplifier output pin
15 HU+
Hall signal input pin
35 LP Motor lock protection time setting pin
16 HU-
Hall signal input pin
36 LD Motor rotation number lock detection pin
17 HV+
Hall signal input pin
37 VCC VCC pin
18 HV-
Hall signal input pin
38 VG Step-up voltage output pin
19 HW+
Hall signal input pin
39 CP2 Capacitor connection pin (to CP1)
20 HW-
Hall signal input pin
40 CP1 Capacitor connection pin (to CP2)
2k (1k ~ 5k)
1k ~ 100k
R1
1k ~ 100k
0.1µF
C9 0.33µF
5k (2k ~ 10k)
R2
BOOSTER
ST/SP
FR
FGIN+
FGIN-
FGOUT
INTOUT
VG
VCC
LP
CP2
GND
UHG
ULG
VHG
VLG
WHG
WLG
CFE
RFE
HW+
HW-
M
V
U
W
DOUT
INTIN
HV+
HV-
SB
120/SL
CLKIN
LPF
POUT
LD
MOS
FET
VCO
FGSOUT
CP1
RF
HU+
HU-
PRE
DRIVER
VELOCITY
DISCRIMINATOR
REGURATOR
DIVIDER
VCO
PHASE
COMPARISON
PLL
HALL
COMP
LP
LD
CLK
OSCILLATOR
DAC3
470pF
1k
(0.01µF~0.1µF)
0.1µF
1000pF (500pF ~ 2000pF)
20k (20k ~ 100k)
0.01µF
0.1µF
0.1
0.01µF (0.01µF ~ 0.1µF)
10µF
C7 0.22µF (0.1µF ~ 1µF)
R6 220k
C5 0.047µF
C6 0.47µF
R5
1M
R4
20k
C8 0.33µF
R7 2k
150pF
390k
4.7k 0.1µF
1µF
VREG
LOGIC
TRIANGULAR
OSCILLATOR
MOS
FET
VCO
MOS
FET
VCO
0.1µF
0.1µF
0.01µF
0.01µF
HU
HV
HW
VCC
10k
10k
Capacitor for the protection
between the output FET drain
and source
See P. 18/22.
Resistor for setting the current
limit
See P. 18/22.
RF voltage smoothing low
pass filter
See P. 18/22.
Capacitor for preventing
VREG oscillation
See P. 18/22.
PWM frequency external
constant
See P. 18/22.
Capacitor for Hall noise
elimination
See P. 18/22.
Capacitor for setting VG
current capacity
See P. 18/22.
Resistor for setting FG
amplifier gain and the
capacitor for the filter
See P. 18/22.
RNF
R1
C1
R2
C2
Speed lock
detection pull-up
resistor
Capacitor for the
motor lock detection
time
See P. 19/22.
Integration amplifier
external constant
See P. 19/22.
FGSOUT pull-up resistor
MOS FET
Output FET gate voltage
stabilization resistor
See P. 19/22.
For setting Hall input level
See P. 18/22.
For setting Hall input level
See P. 18/22.
LPF external constant
See P. 19/22.
Capacitor for VCC pin
noise elimination
See P. 19/22.
BD6761FS,BD6762FV
Technical Note
8/22
www.rohm.com
2010.06 - Rev.
A
© 2010 ROHM Co., Ltd. All rights reserved.
I/O Logic
1)BD6761FS
Forward rotation (F/R=Low)
Input conditions Output state
Pin No.
15 17 19 3 5 7 4 6 8
HU+ HV+ HW+ UHG VHG WHG ULG VLG WLG
Condition 1 L M H H H L L L H
Condition 2 L H H H PWM L L PWM H
Condition 3 L H M H L L L H H
Condition 4 L H L H L PWM L H PWM
Condition 5 M H L H L H L H L
Condition 6 H H L PWM L H PWM H L
Condition 7 H M L L L H H H L
Condition 8 H L L L PWM H H PWM L
Condition 9 H L M L H H H L L
Condition 10 H L H L H PWM H L PWM
Condition 11 M L H L H L H L H
Condition 12 L L H PWM H L PWM L H
Reverse rotation (F/R=High)
Input conditions Output state
Pin No.
15 17 19 3 5 7 4 6 8
HU+ HV+ HW+ UHG VHG WHG ULG VLG WLG
Condition 1 L M H L L H H H L
Condition 2 L H H L PWM H H PWM L
Condition 3 L H M L H H H L L
Condition 4 L H L L H PWM H L PWM
Condition 5 M H L L H L H L H
Condition 6 H H L PWM H L PWM L H
Condition 7 H M L H H L L L H
Condition 8 H L L H PWM L L PWM H
Condition 9 H L M H L L L H H
Condition 10 H L H H L PWM L H PWM
Condition 11 M L H H L H L H L
Condition 12 L L H PWM L H PWM H L
Input conditions Output criteria
Hall input voltage High-side FET gate voltage
H: 3.05V L1V, VG-1VH
M: 3.0V Low-side FET gate voltage
L: 2.95V L1V, 9 VH
BD6761FS,BD6762FV
Technical Note
9/22
www.rohm.com
2010.06 - Rev.
A
© 2010 ROHM Co., Ltd. All rights reserved.
ACC, DEC
Input conditions Output state
Pin No.
21 22 24
Short brake
DEC ACC CPOUT
Condition 1 H H OPEN OFF
Condition 2 H L H OFF
Condition 3 L H L OFF
Condition 4 L L L ON
Input conditions
ACC, DEC input conditions
H2.2V
L0.8V
Output criteria
CPOUT
RCP=13.5k, CPOUT=3V
High: Current outflow more than 140μA from CPOUT pin
Low: Current inflow more than 140μA to CPOUT pin
OPEN: CPOUT pin current -10μAICPOUT10μA
Short brake function
On state
High-side FET gate voltage1V
Low-side FET gate voltage9V

1-826947-6

Mfr. #:
Manufacturer:
TE Connectivity / AMP Connectors
Description:
Headers & Wire Housings 1X16 POS R/A TIN
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union