I
NTEGRATED
C
IRCUITS
D
IVISION
CPC5002
R03 www.ixysic.com 7
2 Performance Characteristics
Temperature (ºC)
-50 -30 -10 10 30 50 70 90 110
LED Forward Voltage (V)
1.10
1.12
1.14
1.16
1.18
1.20
1.22
1.24
1.26
1.28
1.30
1.32
LED Forward Voltage
vs. Temperature
I
F
=2mA
I
F
=1.5mA
LED Forward Current (mA)
012345678 910
LED Forward Voltage (V)
1.19
1.20
1.21
1.22
1.23
1.24
1.25
1.26
1.27
Typical LED Forward Voltage
vs. LED Forward Current
(T
A
=25ºC)
Temperature (ºC)
-50 -30 -10 10 30 50 70
90 110
LED Current (mA)
0.4
0.5
0.6
0.7
0.8
0.9
1.0
Typical LED Logic Threshold Current
vs. Temperature
I
TH_HI
I
TH_HI_Typ
I
TH_TYP
I
TH_LO_Typ
I
TH_LO
LED Current (mA)
1.0 1.5 2.0 2.5 3.0 3.5
Delay Time (ns)
40
50
60
70
80
90
100
110
Delay Times vs. LED Current
(C
FWD
=0pF, V
DD
=3.3V, R
PU
=499Ω, C
L
=20pF)
t
PHL
t
PLH
C
FWD
(pF)
0 5 10 15 20 25 30
Delay Time (ns)
30
40
50
60
70
80
90
100
110
Delay Times vs. C
FEEDFWD
(I
LED
=1.5mA, V
DD
=3.3V, R
PU
=499Ω, C
L
=20pF)
t
PHL
t
PLH
Temperature (ºC)
-50 -30 -10 10 30 50 70 90 110
Supply Current (mA)
0.7
0.9
1.1
1.3
1.5
1.7
1.9
2.1
Typical Supply Current
vs. Temperature
V
DD
=5.5V
V
DD
=3.3V
V
DD
=2.7V
Temperature (ºC)
-50 -30 -10 10 30 50 70 90 110
V
OL
(V)
0.0
0.1
0.2
0.3
0.4
0.5
0.6
Typical V
OL
vs. Temperature
(I
SINK
=6mA)
V
DD
=2.7V
V
DD
=3.3V
V
DD
=5.5V
I
NTEGRATED
C
IRCUITS
D
IVISION
8 www.ixysic.com R03
CPC5002
3 Functional Description
3.1 Introduction
The CPC5002 provides two independent galvanically
isolated high speed open-drain output optical isolators
in a single 8-pin package. It exhibits excellent isolation
(3750V
rms
) and speed (10Mbps typical), and operates
over a wide range of supply voltages (2.7V to 5.5V).
Because the active circuits have been fabricated in a
CMOS process, the device requires much less supply
current (1.4mA typical with V
DD
= 3.3V) and can run at
much lower LED currents (1.4mA minimum) than
similar devices fabricated with bipolar processes.
3.2 Functional Description
An open-drain output of the CPC5002 will activate and
sink current when the light generated by the LED and
passed across the barrier to the photodetector is
sufficient. The minimum level of input current
necessary to initiate this behavior is referred to as the
LED Input Threshold Current (I
TH
) and is a function of
the optical current transfer ratio of the device.
To provide consistent performance over the LED Input
Threshold Current range, the recommended typical
LED drive current (I
F
) over temperature and all
operating conditions, is 1.5mA. This recommendation
is provided to offer a balance in the propagation
delays on both the falling and rising edges of the
signal pulse being buffered across the barrier. The
absolute value of the mismatch in the delay of these
two edges is Pulse Width Distortion. In the
specifications these delays are identified as t
PHL
and
t
PLH
while the distortion is PWD.
In general, choosing a higher LED drive current will
decrease t
PHL
, the propagation time for the output to
go from high to low. This is mostly due to the LED
generating more light more quickly as it turns on.
However, if I
F
is more than 2 x I
TH
then increasing the
LED drive current further will cause t
PLH
, the
propagation time for the output to go from low to high,
to increase.
Excess levels of I
F
makes the difference between t
PLH
and t
PHL
(also known as pulse width distortion)
greater. Pulse width distortion is often of interest when
the signal being isolated is a clock. Keeping the LED
drive current near 1.5mA and using the minimum R
PU
and C
L
at the output reduces the worst case pulse
width distortion and is thus recommended for best
waveform fidelity.
When using 1.5mA of LED drive current and when the
CPC5002 is driving a fast output bus (one with
minimum R
PU
and C
L
), the average t
PHL
will usually
be slightly longer than the average t
PLH
. In this case,
reduction of average pulse width distortion can be
accomplished by using a small feed forward capacitor.
The capacitor boosts the instantaneous current
applied to the LED at turn-on (reducing t
PHL
) while
leaving the applied DC input current at 1.5mA (t
PLH
unchanged). Examples of the feed forward capacitor
(C
FWD
) are shown in "Figure 1. Inverting
Configuration” on page 9 and "Figure 2.
Non-Inverting Configuration” on page 9.
Increasing the value of the feed forward capacitor
causes t
PHL
to decrease. For a 499 pullup into a
20pF load capacitance (C
L
), a 10pF capacitor across
the series resistor will minimize pulse width distortion
of an average unit.
When parallel digital signals are to be isolated,
propagation delay skew (t
PSK
) becomes important. It
is defined as the absolute value of the difference
between the maximum and minimum propagation
delays (i.e. the worse of t
PLH
or t
PHL
) for any group
of optical isolator channels operating under the same
conditions. For the CPC5002, the delay t
PLH
has a
wider variation with differing optical current transfer
ratios than the delay t
PHL
. Additionally, t
PLH
will exhibit
variation due to R
PU
and C
L
differences between
channels. If one channel is to be used as a clock and
another for data, it is recommended to use the
CPC5002 output falling edge to latch the data as this
edge will exhibit less channel-to-channel or
part-to-part timing variation and thus will reduce worst
case timing skew.
In general the current transfer ratio matching between
the two channels in a single CPC5002 is better than
the ratio matching between multiple parts. Thus the
channel to channel skew for two signals isolated
through the same CPC5002 will be statistically better
than skew measured between signals isolated through
multiple parts.
I
NTEGRATED
C
IRCUITS
D
IVISION
CPC5002
R03 www.ixysic.com 9
3.3 Output Drivers
Designed specifically for data and clock busses, the
output drivers have been configured for optimal
performance and behavior.
To reduce RF emissions and ringing on the output
lines the active low output drivers are slew limited. In
addition to limiting emissions, the slew limited outputs
reduce the need for external output series resistors.
Whenever the outputs are in the deasserted logic high
state, the open-drain outputs exhibit low leakage
performance while presenting a high impedance
(Hi-Z) to the load. Additionally, during power-up and
with the loss of V
DD
, the outputs default to the Hi-Z
deasserted state thereby ensuring signal integrity of
any bussed, open-drain signals connected to the
output pins
To maximize system design flexibility, the outputs are
tolerant of pull-up voltages greater than the CPC5002
supply voltage, V
DD
, provided the pull-up voltage
remains within the output’s specified voltage limits. For
example, using a 3.3V supply to power the CPC5002,
it’s outputs may be safely operated into a pull up
resistor to a supply voltage of 6.5V.
3.4 Power Supply Decoupling and Noise
Reduction
There are no special power supply decoupling
requirements for the CPC5002.
In addition, since the CPC5002 uses optical coupling
to transfer information across the barrier, no internal
clocking circuits are utilized to maintain the proper
output state. This negates the need to implement the
required special layout or noise reduction techniques
necessary to maintain EMI or RFI compliance.
4 Circuit Examples
4.1 Inverting and Non-Inverting Configurations
Shown below are typical inverting and non-inverting
circuit examples with the optional feed forward
capacitors used for high speed signals.
These designs assume a combined voltage drop of
3.3V across the input resistor and the LED with a
nominal input current of 1.5mA.
Figure 1. Inverting Configuration
C
FWD
increases instantaneous I
F
at LED turn-on to
reduce t
PHL
at V
OUT
.
Figure 2. Non-Inverting Configuration
For applications where the nominal total voltage drop
across the input resistor and the LED is not 3.3V it will
be necessary to adjust the input resistor’s value.
Examples of this would be different pull-up voltage
supplies and V
IN
sources that do not drive completely
to the supply rails.
R
PU
499Ω
3.3V
V
IN
C
FWD
10pF
V
OUT
1.4k
1/2 CPC5002
Inverting: V
IN
to V
OUT
C
L
20pF
3.3V
V
IN
V
OUT
1.4k
1/2 CPC5002
Non-Inverting: V
IN
to V
OUT
V+
R
PU
499Ω
C
FWD
10pF
C
L
20pF

CPC5002GS

Mfr. #:
Manufacturer:
IXYS Integrated Circuits
Description:
High Speed Optocouplers Dual High-Speed Open Drain Optocoupler
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet