CY7C68000A-56BAXC

CY7C68000A
Document #: 38-08052 Rev. *H Page 4 of 15
Pin Configurations
The following pages illustrate the individual pin diagrams that are available in the 56-pin QFN and 56-pin VFBGA packages.
The packages offered use either an 8-bit (60 MHz) or 16-bit (30 MHz) bus interface.
Figure 1. CY7C68000A 56-pin QFN Pin Assignment
D4
D3
V
CC
D2
Reserved
D1
D0
CLK
DataBus16_8
Uni_bidi
GND
TXValid
V
CC
ValidH
28
27
26
25
24
23
22
21
20
19
18
17
16
15
43
44
45
46
47
48
49
50
51
52
53
54
55
56
1
2
3
4
5
6
7
8
9
10
11
12
13
14
42
41
40
39
38
37
36
35
34
33
32
31
30
29
GND
D5
Reserved
D6
D7
D8
D9
Reserved
D10
D11
V
CC
D12
GND
D13
TXReady
Suspend
Reset
AV
CC
XTALOUT
XTALIN
AGND
AV
CC
DPLUS
DMINUS
AGND
XcvrSelect
TermSelect
OpMode0
V
CC
D14
D15
Reserved
Tri_state
RXError
RXActive
RXValid
GND
LineState1
LineState0
V
CC
GND
OpMode1
CY7C68000A
56-pin QFN
[+] Feedback
CY7C68000A
Document #: 38-08052 Rev. *H Page 5 of 15
Figure 2. CY7C68000A 56-pin VFBGA Pin Assignment
12345678
A
B
C
D
E
F
G
H
1A 2A 3A 4A 5A 6A 7A 8A
1B 2B 3B 4B 5B 6B 7B 8B
1C 2C 3C 4C 5C 6C 7C 8C
1D 2D 7D 8D
1E 2E 7E 8E
1F 2F 3F 4F 5F 6F 7F 8F
1G 2G 3G 4G 5G 6G 7G 8G
1H 2H 3H 4H 5H 6H 7H 8H
[+] Feedback
CY7C68000A
Document #: 38-08052 Rev. *H Page 6 of 15
Pin Descriptions
Table 1. Pin Descriptions
QFN VFBGA Name Type Default Description
[1]
4H1AVCC PowerN/AAnalog V
CC
This signal provides power to the analog section of the chip.
8H5AVCC PowerN/AAnalog V
CC
This signal provides power to the analog section of the chip.
7H4AGND PowerN/AAnalog Ground Connect to ground with as short a path as possible.
11 H8 AGND Power N/A Analog Ground Connect to ground with as short a path as possible.
9 H6 DPLUS I/OZ Z USB DPLUS Signal Connect to the USB DPLUS signal.
10 H7 DMINUS I/OZ Z USB DMINUS Signal Connect to the USB DMINUS signal.
49 G8 D0 I/O Bidirectional Data Bus This bidirectional bus is used as the entire data
bus in the 8-bit bidirectional mode or the least significant eight bits in the
16-bit mode. Under the 8-bit unidirectional mode, these bits are used as
inputs for data, selected by the RxValid signal.
48 G7 D1 I/O
46 G5 D2 I/O
44 G3 D3 I/O
43 G2 D4 I/O
41 F8 D5 I/O
39 F6 D6 I/O
38 F5 D7 I/O
37 F4 D8 I/O Bidirectional Data Bus This bidirectional bus is used as the upper eight
bits of the data bus when in the 16-bit mode, and not used when in the
8-bit bidirectional mode. Under the 8-bit unidirectional mode these bits
are used as outputs for data, selected by the TxValid signal.
36 F3 D9 I/O
34 F1 D10 I/O
33 G4 D11 I/O
31 E1 D12 I/O
29 D8 D13 I/O
27 G1 D14 I/O
26 E2 D15 I/O
50 A1 CLK Output Clock This output is used for clocking the receive and transmit parallel
data on the D[15:0] bus.
3 B2 Reset Input N/A Active HIGH Reset Resets the entire chip. This pin can be tied to V
CC
through a 0.1-μF capacitor and to GND through a 100 K resistor for a
10-ms RC time constant.
12 B3 XcvrSelect Input N/A Transceiver Select This signal selects between the Full Speed (FS) and
the High Speed (HS) transceivers:
0: HS transceiver enabled
1: FS transceiver enabled
13 B4 TermSelect Input N/A Termination Select This signal selects between the Full Speed (FS) and
the High Speed (HS) terminations:
0: HS termination
1: FS termination
2 B1 Suspend Input N/A Suspend Places the CY7C68000A in a mode that draws minimal power
from supplies. Shuts down all blocks not necessary for Suspend/Resume
operations. While suspended, TermSelect must always be in FS mode
to ensure that the 1.5 Kohm pull up on DPLUS remains powered.
0: CY7C68000A circuitry drawing suspend current
1: CY7C68000A circuitry drawing normal current
Note
1. Unused inputs should not be left floating. Tie either HIGH or LOW as appropriate. Outputs that are three-statable should only be pulled up or down to ensure
signals at power-up and in standby.
[+] Feedback

CY7C68000A-56BAXC

Mfr. #:
Manufacturer:
Cypress Semiconductor
Description:
USB Interface IC MoBL USB TX2
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union