CY2314ANZSXC-1

14 Output, 3.3V SDRAM Buffer for
Desktop PCs with 3 DIMMs
CY2314ANZ
Cypress Semiconductor Corporation 198 Champion Court San Jose
,
CA 95134-1709 408-943-2600
Document #: 38-07143 Rev. *B Revised November 10, 2008
Features
One input to 14 output buffer or driver
Supports up to three SDRAM DIMMs
Two additional outputs for feedback
Serial interface for output control
Low skew outputs
Up to 100 MHz operation
Multiple V
DD
and V
SS
pins for noise reduction
Dedicated OE pin for testing
Low EMI outputs
28-pin SOIC (300-mil) package
3.3V operation
Functional Description
The CY2314ANZ is a 3.3V buffer designed to distribute high
speed clocks in desktop PC applications. The part has 14
outputs, 12 of which can be used to drive up to three SDRAM
DIMMs. The remaining can be used for external feedback to a
PLL. The device operates at 3.3V and outputs can run up to 100
MHz.
The CY2314ANZ also includes a serial interface which can
enable or disable each output clock. On power up, all output
clocks are enabled. A separate Output Enable pin facilitates
testing on ATE.
Logic Block Diagram
Serial Interface
BUF_IN
SDATA
SCLOCK
SDRAM0
SDRAM1
SDRAM2
SDRAM3
SDRAM4
SDRAM5
SDRAM6
SDRAM7
Decoding
SDRAM8
SDRAM9
OE
SDRAM10
SDRAM11
SDRAM12
SDRAM13
[+] Feedback
CY2314ANZ
Document #: 38-07143 Rev. *B Page 2 of 8
Pin Configuration
Figure 1. 28-Pin SOIC Top View
Device Functionality
Serial Configuration Map
The serial bits are read by the clock driver in the following order:
Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0
Reserved and unused bits should be programmed to “0”
Serial interface address for the CY2314ANZ is:
1
2
3
4
V
DD
SDRAM11
SDRAM10
V
SS
V
DD
SDRAM9
8
5
6
7
12
9
10
11
13
14
28
27
26
25
21
24
23
22
17
20
19
18
16
15
SDRAM8
V
SS
OE
SDRAM7
SDRAM6
SDRAM13
V
SSIIC
SCLK
V
DD
SDRAM0
SDRAM1
V
SS
V
DD
SDRAM2
V
SS
BUF_IN
SDRAM4
SDRAM5
SDRAM12
V
DDIIC
SDATA
SDRAM3
OE SDRAM [0-13]
0 High-Z
1 1 x BUF_IN
A6 A5 A4 A3 A2 A1 A0 R/W
1101001----
Table 1. Byte 0: SDRAM Active/Inactive Register
(1 = Enable, 0 = Disable), Default = Enabled
Bit Pin # Description
Bit 7 11 SDRAM5 (Active/Inactive)
Bit 6 10 SDRAM4 (Active/Inactive)
Bit 5 -- Reserved, Drive to 0
Bit 4 -- Reserved, Drive to 0
Bit 3 7 SDRAM3 (Active/Inactive)
Bit 2 6 SDRAM2 (Active/Inactive)
Bit 1 3 SDRAM1 (Active/Inactive)
Bit 0 2 SDRAM0 (Active/Inactive)
Table 2. Byte 1: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit Pin # Description
Bit 7 27 SDRAM11 (Active/Inactive)
Bit 6 26 SDRAM10 (Active/Inactive)
Bit 5 23 SDRAM9 (Active/Inactive)
Bit 4 22 SDRAM8 (Active/Inactive)
Bit 3 -- Reserved, Drive to 0
Bit 2 -- Reserved, Drive to 0
Bit 1 19 SDRAM7 (Active/Inactive)
Bit 0 18 SDRAM6 (Active/Inactive)
Table 3. Byte 2: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit Pin # Description
Bit 7 17 SDRAM13 (Active/Inactive)
Bit 6 12 SDRAM12 (Active/Inactive)
Bit 5 -- Reserved, Drive to 0
Bit 4 -- Reserved, Drive to 0
Bit 3 -- Reserved, Drive to 0
Bit 2 -- Reserved, Drive to 0
Bit 1 -- Reserved, Drive to 0
Bit 0 -- Reserved, Drive to 0
[+] Feedback
CY2314ANZ
Document #: 38-07143 Rev. *B Page 3 of 8
Maximum Ratings
Supply Voltage to Ground Potential................–0.5V to +7.0V
DC Input Voltage (Except BUF_IN) .......–0.5V to V
DD
+ 0.5V
DC Input Voltage (BUF_IN) ............................–0.5V to +7.0V
Storage Temperature .................................–65
°
C to +150
°
C
Junction Temperature................................................. 150
°
C
Static Discharge Voltage
(per MIL-STD-883, Method 3015) .............................>2000V
Operating Conditions
[1]
Parameter Description Min Max Unit
V
DD
Supply Voltage 3.135 3.465 V
T
A
Operating Temperature (Ambient Temperature) 0 70
°
C
C
L
Load Capacitance 30 pF
C
IN
Input Capacitance 7 pF
t
PU
Power up time for all VDDs to reach minimum specified voltage
(power ramps must be monotonic)
0.05 50 ms
Electrical Characteristics
Over the Operating Range
Parameter Description Test Conditions Min Max Unit
V
IL
Input LOW Voltage
[2]
Except serial interface pins 0.8 V
V
ILiic
Input LOW Voltage For serial interface pins only 0.7 V
V
IH
Input HIGH Voltage
[2]
2.0 V
I
IL
Input LOW Current
(BUF_IN input)
V
IN
= 0V –10 10 μA
I
IL
Input LOW Current
(Except BUF_IN Pin)
V
IN
= 0V 100 μA
I
IH
Input HIGH Current V
IN
= V
DD
–10 10 μA
V
OL
Output LOW Voltage
[3]
I
OL
= 25 mA 0.4 V
V
OH
Output HIGH Voltage
[3]
I
OH
= –36 mA 2.4 V
I
DD
Supply Current
[3]
Unloaded outputs, 100 MHz 200 mA
I
DD
Supply Current
[3]
Loaded outputs, 100 MHz 290 mA
I
DD
Supply Current
[3]
Unloaded outputs, 66.67 MHz 150 mA
I
DD
Supply Current
[3]
Loaded outputs, 66.67 MHz 185 mA
I
DDS
Supply Current BUF_IN=V
DD
or V
SS
All other inputs at V
DD
500 μA
Notes
1. Electrical parameters are guaranteed under the operating conditions specified.
2. BUF_IN input has a threshold voltage of V
DD
/2.
3. Parameter is guaranteed by design and characterization. Not 100% tested in production.
[+] Feedback

CY2314ANZSXC-1

Mfr. #:
Manufacturer:
Cypress Semiconductor
Description:
Clock Buffer 3.3V Buffer COM
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet