Document #: 38-07143 Rev. *B Page 2 of 8
Pin Configuration
Figure 1. 28-Pin SOIC Top View
Device Functionality
Serial Configuration Map
■
The serial bits are read by the clock driver in the following order:
Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0
■
Reserved and unused bits should be programmed to “0”
■
Serial interface address for the CY2314ANZ is:
1
2
3
4
V
DD
SDRAM11
SDRAM10
V
SS
V
DD
SDRAM9
8
5
6
7
12
9
10
11
13
14
28
27
26
25
21
24
23
22
17
20
19
18
16
15
SDRAM8
V
SS
OE
SDRAM7
SDRAM6
SDRAM13
V
SSIIC
SCLK
V
DD
SDRAM0
SDRAM1
V
SS
V
DD
SDRAM2
V
SS
BUF_IN
SDRAM4
SDRAM5
SDRAM12
V
DDIIC
SDATA
SDRAM3
OE SDRAM [0-13]
0 High-Z
1 1 x BUF_IN
A6 A5 A4 A3 A2 A1 A0 R/W
1101001----
Table 1. Byte 0: SDRAM Active/Inactive Register
(1 = Enable, 0 = Disable), Default = Enabled
Bit Pin # Description
Bit 7 11 SDRAM5 (Active/Inactive)
Bit 6 10 SDRAM4 (Active/Inactive)
Bit 5 -- Reserved, Drive to 0
Bit 4 -- Reserved, Drive to 0
Bit 3 7 SDRAM3 (Active/Inactive)
Bit 2 6 SDRAM2 (Active/Inactive)
Bit 1 3 SDRAM1 (Active/Inactive)
Bit 0 2 SDRAM0 (Active/Inactive)
Table 2. Byte 1: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit Pin # Description
Bit 7 27 SDRAM11 (Active/Inactive)
Bit 6 26 SDRAM10 (Active/Inactive)
Bit 5 23 SDRAM9 (Active/Inactive)
Bit 4 22 SDRAM8 (Active/Inactive)
Bit 3 -- Reserved, Drive to 0
Bit 2 -- Reserved, Drive to 0
Bit 1 19 SDRAM7 (Active/Inactive)
Bit 0 18 SDRAM6 (Active/Inactive)
Table 3. Byte 2: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit Pin # Description
Bit 7 17 SDRAM13 (Active/Inactive)
Bit 6 12 SDRAM12 (Active/Inactive)
Bit 5 -- Reserved, Drive to 0
Bit 4 -- Reserved, Drive to 0
Bit 3 -- Reserved, Drive to 0
Bit 2 -- Reserved, Drive to 0
Bit 1 -- Reserved, Drive to 0
Bit 0 -- Reserved, Drive to 0
[+] Feedback