
7
www.pericom.com PS9060A 08/23/11
PI3VDP411L SR
Dual Mode DisplayPort™ to DVI/HDMI™ Electrical Bridge (Level Shier)
Truth Table (Slew Rate control function)
SR1 SR0 Rise/Fall Time (Typ)
1 1 140ps
1 0 130ps
0 1 120ps
0 0 110ps
Test Setup Condition
V
DD
= 3.3V, Ambient temperture 25°C
Rise/Fall time is from 20% to 80% on Rising/Falling edge
Date rate: 620 Mbps
Input: 1V dierential peak-to-peak clock pattern
Equalization : 3dB
Table 1: OE Pin Description
OE# Device State Comments
Asserted (low voltage)
Dierential input buers and output buers
enabled. Input impedance = 50Ω
Normal functioning state for IN_D to OUT_D
level shiing function.
Unasserted (high voltage)
Low-power state.
Dierential input buers and termination
are disabled.
Dierential inputs are in a high
impedance state.
OUT_D level-shiing outputs are
disabled.
OUT_D level-shiing outputs are in high
impedance state.
Internal bias currents are turned o.
Intended for lowest power condition when:
No display is plugged in or
e level shied data path is disabled
HPD_SINK input and HPD_SOURCE
output are not aected by OE# SCL_
SOURCE, SCL_SINK, SDA_SOURCE
and SDA_SINK signals and functions
are not aected by OE#