8525BG www.icst.com/products/hiperclocks.html REV. C AUGUST 1, 2007
1
ICS8525
LOW SKEW, 1-TO-4
LVCMOS-TO-LVHSTL FANOUT BUFFER
GENERAL DESCRIPTION
The ICS8525 is a low skew, high performance
1-to-4 LVCMOS-to-LVHSTL fanout buffer and a
member of the HiPerClockS™ f amily of High
Performance Clock Solutions from ICS. The
ICS8525 has two selectable clock inputs that
accept LVCMOS or LVTTL input levels and translate them
to LVHSTL levels. The clock enable is internally synchro-
nized to eliminate runt pulses on the outputs during asyn-
chronous assertion/deassertion of the clock enable pin.
Guaranteed output and part-to-part skew characteristics
make the ICS8525 ideal for those applications demanding
well defined performance and repeatability.
FEATURES
Four differential LVHSTL compatible outputs
Selectable LVCMOS / LVTTL clock inputs for redundant
and multiple frequency fanout applications
Maximum output frequency: 266MHz
Translates LVCMOS and LVTTL levels to LVHSTL levels
Output skew: 35ps (maximum)
Part-to-part skew: 150ps (maximum)
Propagation delay: 1.9ns (maximum)
3.3V core, 1.8V operating supply
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
Available in both standard and lead-free RoHS compliant
packages
BLOCK DIAGRAM PIN ASSIGNMENT
HiPerClockS
ICS
ICS8525
20-Lead TSSOP
6.5mm x 4.4mm x 0.92mm Package Body
G Package
Top View
GND
CLK_EN
CLK_SEL
CLK0
nc
CLK1
nc
nc
nc
V
DD
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
Q0
nQ0
V
DDO
Q1
nQ1
Q2
nQ2
V
DDO
Q3
nQ3
CLK0
CLK1
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
0
1
CLK_EN
CLK_SEL
D
Q
LE
8525BG www.icst.com/products/hiperclocks.html REV. C AUGUST 1, 2007
2
ICS8525
LOW SKEW, 1-TO-4
LVCMOS-TO-LVHSTL FANOUT BUFFER
TABLE 2. PIN CHARACTERISTICS
TABLE 1. PIN DESCRIPTIONS
rebmuNemaNepyTnoitpircseD
1DNGrewoP.dnuorgylppusrewoP
2NE_KLCtupnIpulluP
kcolcwollofstuptuokcolc,HGIHnehW.elbanekcolcgnizinorhcnyS
.hgihdecroferastuptuoQn,woldecroferastuptuoQ,WOLnehW.tupni
.slevelecafretniLTTVL/SOMCVL
3LES_KLCtupnInwodlluP
.tupni1KLCstceles,HGIHnehW.tupnitceleskcolC
.slevelecafretniLTTVL/SOMCVL.tupni0KLCstceles,WOLnehW
40KLCtupnInwodlluP.tupnikcolcLTTVL/SOMCVL
61KLCtupnInwodlluP.tupnikcolcLTTVL/SOMCVL
9,8,7,5cndesunU.tcennocoN
01V
DD
rewoP.nipylppusevitisoP
81,31V
ODD
rewoP.snipylppustuptuO
21,113Q,3QntuptuO.slevelecafretniLTSHVL.riaptuptuolaitnereffiD
51,412Q,2QntuptuO.slevelecafretniLTSHVL.riaptuptuolaitnereffiD
71,611Q,1QntuptuO.slevelecafretniLTSHVL.riaptuptuolaitnereffiD
02,910Q,0QntuptuO.slevelecafretniLTSHVL.riaptuptuolaitnereffiD
:ETON
pulluP
dna
nwodlluP
.seulavlacipytrof,scitsiretcarahCniP,2elbaTeeS.srotsisertupnilanretniotrefer
lobmySretemaraPsnoitidnoCtseTmuminiMlacipyTmumixaMstinU
C
NI
ecnaticapaCtupnI 4Fp
R
PULLUP
rotsiseRpulluPtupnI 15kΩ
R
NWODLLUP
rotsiseRnwodlluPtupnI 15kΩ
8525BG www.icst.com/products/hiperclocks.html REV. C AUGUST 1, 2007
3
ICS8525
LOW SKEW, 1-TO-4
LVCMOS-TO-LVHSTL FANOUT BUFFER
TABLE 3A. CONTROL INPUT FUNCTION TABLE
TABLE 3B. CLOCK INPUT FUNCTION TABLE
stupnIstuptuO
1KLCro0KLC3Q:0Q3Qn:0Qn
0WOLHGIH
1HGIHWOL
FIGURE 1. CLK_EN TIMING DIAGRAM
Enabled
Disabled
CLK0, CLK1
CLK_EN
nQ0:nQ3
Q0:Q3
stupnIstuptuO
NE_KLCLES_KLCecruoSdetceleS3Q:0Q3Qn:0Qn
00 0KLCWOL;delbasiDHGIH;delbasiD
01 1KLCWOL;delbasiDHGIH;delbasiD
10 0KLCdelbanEdelbanE
11 1K
LCdelbanEdelbanE
egdekcolctupnignillafdnagnisiragniwollofdelbanerodelbasiderastuptuookcolceht,sehctiwsNE_KLCretfA
.1erugiFninwohssa
.B3elbaTnidebircsedsastupni1KLCdna0KLCehtfonoitcnufaerastuptuoehtfoetatseht,edomevitcaehtnI

8525BGLF

Mfr. #:
Manufacturer:
IDT
Description:
Clock Drivers & Distribution 4 HSTL OUT BUFFER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet