IRU3037/IRU3037A & (PbF)
7
www.irf.com
For this design, IRF7301 is a good choice. The device
provides low on-resistance in a compact SOIC 8-Pin
package.
The IRF7301 has the following data:
The total conduction losses will be:
The switching loss is more difficult to calculate, even
though the switching transition is well understood. The
reason is the effect of the parasitic components and
switching times during the switching procedures such
as turn-on / turnoff delays and rise and fall times. With a
linear approximation, the total switching loss can be ex-
pressed as:
The switching time waveform is shown in figure 4.
Figure 4 - Switching time waveforms.
From IRF7301 data sheet we obtain:
These values are taken under a certain condition test.
For more detail please refer to the IRF7301 data sheet.
By using equation (6), we can calculate the switching
losses.
Feedback Compensation
The IRU3037 is a voltage mode controller; the control
loop is a single voltage feedback path including error
amplifier and error comparator. To achieve fast transient
response and accurate output regulation, a compensa-
tion circuit is necessary. The goal of the compensation
network is to provide a closed loop transfer function with
the highest 0dB crossing frequency and adequate phase
margin (greater than 45)).
The output LC filter introduces a double pole, –40dB/
decade gain slope above its corner resonant frequency,
and a total phase lag of 180) (see Figure 5). The Reso-
nant frequency of the LC filter expressed as follows:
Figure 5 shows gain and phase of the LC filter. Since we
already have 180) phase shift just from the output filter,
the system risks being unstable.
Figure 5 - Gain and phase of LC filter.
The IRU3037’s error amplifier is a differential-input
transconductance amplifier. The output is available for
DC gain control or AC phase compensation.
The E/A can be compensated with or without the use of
local feedback. When operated without local feedback
the transconductance properties of the E/A become evi-
dent and can be used to cancel one of the output filter
poles. This will be accomplished with a series RC circuit
from Comp pin to ground as shown in Figure 6.
VDSS = 20V
ID = 5.2A
RDS(ON) = 0.05
Where:
V
DS(OFF) = Drain to Source Voltage at off time
tr = Rise Time
tf = Fall Time
T = Switching Period
ILOAD = Load Current
tr = 42ns
tf = 51ns
P
SW = 0.186W
PCON(TOTAL)=PCON(Upper Switch)+PCON(Lower Switch)
PCON(TOTAL) = ILOAD × RDS(ON) × ϑ
2
ϑ = 1.5 according to the IRF7301 data sheet for
150)C junction temperature
PCON(TOTAL) = 1.2W
FLC = ---(7)
1
2π× LO×CO
PSW = ILOAD ---(6)
tr + tf
T
VDS(OFF)
2
××
V
DS
V
GS
10%
90%
t
d
(ON)
t
d
(OFF)
t
r
t
f
Gain
F
LC
0dB
Phase
0
)
F
LC
-180
)
Frequency
Frequency
-40dB/decade
8
IRU3037/IRU3037A & (PbF)
www.irf.com
Note that this method requires that the output capacitor
should have enough ESR to satisfy stability requirements.
In general the output capacitor’s ESR generates a zero
typically at 5KHz to 50KHz which is essential for an
acceptable phase margin.
The ESR zero of the output capacitor expressed as fol-
lows:
Figure 6 - Compensation network without local
feedback and its asymptotic gain plot.
The transfer function (Ve / V
OUT) is given by:
The (s) indicates that the transfer function varies as a
function of frequency. This configuration introduces a gain
and zero, expressed by:
The gain is determined by the voltage divider and E/A's
transconductance gain.
First select the desired zero-crossover frequency (Fo):
Use the following equation to calculate R4:
Where:
V
IN = Maximum Input Voltage
VOSC = Oscillator Ramp Voltage
Fo = Crossover Frequency
FESR = Zero Frequency of the Output Capacitor
FLC = Resonant Frequency of the Output Filter
R5 and R6 = Resistor Dividers for Output Voltage
Programming
gm = Error Amplifier Transconductance
This results to R
4=104.4K. Choose R4=105K
To cancel one of the LC filter poles, place the zero be-
fore the LC filter resonant frequency pole:
Using equations (11) and (13) to calculate C9, we get:
One more capacitor is sometimes added in parallel with
C9 and R4. This introduces one more pole which is mainly
used to supress the switching noise. The additional pole
is given by:
The pole sets to one half of switching frequency which
results in the capacitor CPOLE:
For:
VIN = 5V
VOSC = 1.25V
Fo = 30KHz
FESR = 26.52KHz
FLC = 2.9KHz
R5 = 1K
R6 = 1.65K
gm = 600µmho
C9 = 698pF
Choose C9 = 680pF
FP =
2π × R4 ×
C9 × CPOLE
C9 + CPOLE
1
V
OUT
V
REF
R
5
R
6
R
4
C
9
Ve
E/A
F
Z
H(s) dB
Frequency
Gain(dB)
Fb
Comp
FESR = ---(8)
1
2π × ESR × Co
FZ 75%FLC
FZ 0.75 × ---(13)
1
2π LO × CO
For:
Lo = 10µH
Co = 300µF
FZ = 2.17KHz
R4 = 86.6K
Fo > FESR and FO (1/5 ~ 1/10)× fS
H(s) = gm × × ---(9)
( )
R5
R6 + R5
1 + sR4C9
sC9
FZ = ---(11)
1
2π×R4×C9
|H(s)| = gm× × R4 ---(10)
R5
R6×R5
R4 = ---(12)
VOSC
VIN
Fo×FESR
FLC
2
R5 + R6
R5
1
gm
×××
CPOLE =
π×R4×fS -
1
for FP <<
fS
2
1
C9
1
π×R4×fS
IRU3037/IRU3037A & (PbF)
9
www.irf.com
For a general solution for unconditionally stability for any
type of output capacitors, in a wide range of ESR values
we should implement local feedback with a compensa-
tion network. The typically used compensation network
for voltage-mode controller is shown in Figure 7.
Figure 7 - Compensation network with local
feedback and its asymptotic gain plot.
In such configuration, the transfer function is given by:
The error amplifier gain is independent of the transcon-
ductance under the following condition:
By replacing Z
IN and Zf according to Figure 7, the trans-
former function can be expressed as:
As known, transconductance amplifier has high imped-
ance (current source) output, therefore, consider should
be taken when loading the E/A output. It may exceed its
source/sink output current capability, so that the ampli-
fier will not be able to swing its output voltage over the
necessary range.
The compensation network has three poles and two ze-
ros and they are expressed as follows:
Cross Over Frequency:
The stability requirement will be satisfied by placing the
poles and zeros of the compensation network according
to following design rules. The consideration has been
taken to satisfy condition (14) regarding transconduc-
tance error amplifier.
1) Select the crossover frequency:
Fo < F
ESR and Fo (1/10 ~ 1/6)× fS
2) Select R7, so that R7 >>
3) Place first zero before LC’s resonant frequency pole.
FZ1 75% FLC
4) Place third pole at the half of the switching frequency.
C12 > 50pF
If not, change R7 selection.
5) Place R7 in (15) and calculate C10:
2
gm
1 - gmZf
1 + gmZIN
Ve
VOUT
=
Where:
VIN = Maximum Input Voltage
VOSC = Oscillator Ramp Voltage
Lo = Output Inductor
Co = Total Output Capacitors
C11 =
1
2π × FZ1 × R7
C12 =
1
2π × R7 × FP3
FP3 =
fS
2
C10 ×
2π × Lo × Fo × Co
R7
VOSC
VIN
FP1 = 0
1
2π×C10×(R6 + R8)
FZ2 =
1
2π×C10×R6
FZ1 =
1
2π×R
7×C11
FP3 =
1
C
12×C11
C12+C11
2π×R7×
1
2π×R7×C12
FP2 =
1
2π×R
8×C10
( )
V
OUT
V
REF
R
5
R
6
R
8
C
10
C
12
C
11
R
7
Ve
F
Z
1
F
Z
2
F
P
2
F
P
3
E/A
Z
f
Z
IN
Frequency
Gain(dB)
H(s) dB
Fb
Comp
gmZf >> 1 and gmZIN >>1 ---(14)
H(s)= ×
(1+sR7C11)×[1+sC10(R6+R8)]
1
sR6(C12+C11)
1+sR7
×(1+sR8C10)
[ ( )]
C12×C11
C12+C11
FO = R7×C10× × ---(15)
VIN
VOSC
1
2π×Lo×Co

IRU3037ACFPBF

Mfr. #:
Manufacturer:
Infineon Technologies
Description:
IC REG CTRLR BUCK/BOOST 8TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union