MT8809 Data Sheet
7
Zarlink Semiconductor Inc.
Table 1 - Address Decode Truth Table
AY2 AY1 AY0 AX2 AX1 AX0 Connection AY2 AY1 AY0 AX2 AX1 AX0 Connection
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
X0 Y0
X1 Y0
X2 Y0
X3 Y0
X4 Y0
X5 Y0
X6 Y0
X7 Y0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
X0 Y4
X1 Y4
X2 Y4
X3 Y4
X4 Y4
X5 Y4
X6 Y4
X7 Y4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
X0 Y1
X1 Y1
X2 Y1
X3 Y1
X4 Y1
X5 Y1
X6 Y1
X7 Y1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
X0 Y5
X1 Y5
X2 Y5
X3 Y5
X4 Y5
X5 Y5
X6 Y5
X7 Y5
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
X0 Y2
X1 Y2
X2 Y2
X3 Y2
X4 Y2
X5 Y2
X6 Y2
X7 Y2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
X0 Y6
X1 Y6
X2 Y6
X3 Y6
X4 Y6
X5 Y6
X6 Y6
X7 Y6
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
X0 Y3
X1 Y3
X2 Y3
X3 Y3
X4 Y3
X5 Y3
X6 Y3
X7 Y3
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
X0 Y7
X1 Y7
X2 Y7
X3 Y7
X4 Y7
X5 Y7
X6 Y7
X7 Y7
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 1988 - 2005, Zarlink Semiconductor Inc. All Rights Reserved.
Features
Internal control latches and address decoder
Short setup and hold times
Wide operating voltage: 4.5 V to 13.2 V
12 Vpp analog signal capability
•R
ON
65 max. @ V
DD
= 12 V, 25°C
R
ON
10 @ V
DD
= 12 V, 25C
Full CMOS switch for low distortion
Minimum feedthrough and crosstalk
Low power consumption ISO-CMOS technology
Internal pull-up resistor for RESET
pin
Applications
Key systems
PBX systems
Mobile radio
Test equipment/instrumentation
Analog/digital multiplexers
Audio/Video switching
Description
The Zarlink MT8809 is fabricated in Zarlink’s ISO-
CMOS technology providing low power dissipation and
high reliability. The device contains a 8 x 8 array of
crosspoint switches along with a 6 to 64 line decoder
and latch circuits. Any one of the 64 switches can be
addressed by selecting the appropriate six address
bits. The selected switch can be turned on or off by
applying a logical one or zero to the DATA input. Chip
Select (CS
) allows the crosspoint array to be cascaded
for matrix expansion.
September 2005
Ordering Information
MT8809AE 28 Pin PDIP Tubes
MT8809AP 28 Pin PLCC Tubes
MT8809APR 28 Pin PLCC Tape & Reel
MT8809AP1 28 Pin PLCC* Tubes
MT8809APR1 28 Pin PLCC* Tape & Reel
MT8809AE1 28 Pin PDIP* Tubes
* Pb Free Matte Tin
-40°C to +85°C
MT8809
ISO-CMOS 8x8 Analog Switch Array
Data Sheet
Figure 1 - Functional Block Diagram
6 to 64
Decoder
Latches
8 x 8
Switch
Array
AX0
AX1
AY0
AY1
AY2
STROBE
DATA RESET VDD VSS
Xi I/O
(i=0-7)
Yi I/O (i=0-7)
11
6464
• • • • • • • • • • • • • • • • • • •
• • • • • • • • • • • • • • • •
AX2
CS
MT8809 Data Sheet
2
Zarlink Semiconductor Inc.
Figure 2 - Pin Connections
Pin Description
Pin # Name Description
1AY2AY2 Address Line (Input).
2STROBE
STROBE (Input): enables function selected by address and data. Address must be stable
before STROBE
goes low and DATA must be stable on the rising edge of STROBE. Active
Low.
3CS
Chip Select (Input): this is used to select the device. Active Low.
4DATADATA (Input): a logic high input will turn on the selected switch and a logic low will turn off
the selected switch. Active High.
5V
SS
Ground Reference.
6-9 X0, X2,
X4, X6
X0, X2, X4 and X6 Analog (Inputs/Outputs): these are connected to the X0, X2, X4 and
X6 rows of the switch array.
10 RESET
Master RESET (Input): this is used to turn off all switches regardless of the condition of
CS
. A 100 k internal pull-up resistor is also provided. This can be used in conjunction
with a 0.1 µF capacitor (connected to the RESET
pin) to perform power-on reset of the
device. Active Low.
11-18 Y7 - Y0 Y7 - Y0 Analog (Inputs/Outputs): these are connected to the Y0 - Y7 columns of the
switch array.
19 V
DD
Positive Power Supply.
20-23 X7, X5,
X3, X1
X7, X5, X3 and X1 Analog (Inputs/Outputs): these are connected to the X7, X5, X3 and
X1 rows of the switch array.
24-26 AX0-AX2 AX0 - AX2 Address Lines (Inputs).
27, 28 AY0, AY1 AY0 and AY1 Address Lines (Inputs).
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
28
27
26
25
24
23
22
21
AY2
STROBE
CS
DATA
VSS
X0
X2
X4
X6
RESET
Y7
Y6
Y5
Y4
AY1
AY0
AX2
AX1
AX0
X1
X3
X5
X7
VDD
Y0
Y1
Y2
Y3
28 PIN PLASTIC DIP
4
5
6
7
8
9
10
11
25
24
23
22
21
20
19
D
A
T
A
AX1
AX0
X1
X3
X5
X7
VDD
VSS
X0
X2
X4
X6
RESET
Y7
Y
1
3
2
1
2
8
2
7
2
6
1
2
1
3
1
4
1
5
1
6
1
7
1
8
C
S
S
T
R
O
B
E
A
Y
2
A
Y
1
A
Y
0
A
X
2
Y
6
Y
5
Y
4
Y
3
Y
2
Y
0
28 PIN PLCC

MT8809AP1

Mfr. #:
Manufacturer:
Microchip / Microsemi
Description:
Analog & Digital Crosspoint ICs Pb Free 8 X 8 Analog Crosspoint
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet