OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

FT93C56A-ISR-B

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P23
Fremont Micro Devices 93C46/A, 93C56/A, 93C66/A
© 2013 Fremont Micro Devices Inc. Confidential Rev. 0.8 DS93CXX-A-page1
3-Wire Serial EEPROM
1K, 2K and 4Kbit (8-bit or 16-bit wide)
FEATURES
Standard Voltage and Low Voltage Operation:
FT93C46/56/66: V
CC
= 2.5V to 5.5V
FT93C46A/56A/66A: V
CC
= 1.8V to 5.5V
User Selectable Internal Organization:
FT93C46: 128 x 8 or 64 x 16
FT93C56: 256 x 8 or 128 x 16
FT93C66: 512 x 8 or 256 x 16
2 MHz Clock Rate (5V) Compatibility.
Industry Standard 3-wire Serial Interface.
Self-Timed ERASE/WRITE Cycles (5ms max including auto-erase).
Automatic ERAL before WRAL.
Sequential READ Function.
High Reliability: Typical 1 Million Erase/Write Cycle Endurance.
100 Years Data Retention.
Industrial Temperature Range (-40
o
C to 85
o
C).
Standard 8-pin PDIP/SOIC/TSSOP Pb-free Packages.
DESCRIPTION
The FT93C46/56/66 series are 1024/2048/4096 bits of serial Electrical Erasable and Programmable
Read Only Memory, commonly known as EEPROM. They are organized as 64/128/256 words of 16 bits
each when the ORG pin is connected to VCC (or unconnected) and 128/256/512 words of 8 bits (1 byte)
each when the ORG pin is tied to ground. The devices are fabricated with proprietary advanced CMOS
process for low power and low voltage applications. These devices are available in standard 8-lead
PDIP, 8-lead JEDEC SOIC and 8-lead TSSOP packages. Our extended V
CC
range (1.8V to 5.5V)
devices enables wide spectrum of applications.
The FT93C46/56/66 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial
interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SCL). Upon receiving a READ
instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO.
The WRITE cycle is completely self-timed and no separate ERASE cycle is required before WRITE. The
WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. Once a device
begins its self-timed program procedure, the data out pin (DO) can indicate the READY/BUSY status by
rising chip select (CS).
Fremont Micro Devices 93C46/A, 93C56/A, 93C66/A
© 2013 Fremont Micro Devices Inc. Confidential Rev. 0.8 DS93CXX-A-page2
PIN CONFIGURATION
All these packaging types come in Pb-free certified.
VCC
DC
ORG
GND
DI
SCL
CS
DO
1
2
3
4
8
7
6
5
8L PDIP
VCC
DC
ORG
GND
DI
SCL
CS
DO
1
2
3
4
8
7
6
5
8L SOIC
VCC
DC
ORG
GND
DI
SCL
CS
DO
1
2
3
4
8
7
6
5
8L TSSOP
ORG
GND
DO
DI
CS
VCC
DC
SCL
1
2
3
4
8
7
6
5
8L SOIC
Rotated (R)
93C46 only
ABSOLUTE MAXIMUM RATINGS
Industrial operating temperature: -40
o
C to 85
o
C
Storage temperature: -50
o
C to 125
o
C
Input voltage on any pin relative to ground: -0.3V to V
CC
+ 0.3V
Maximum voltage: 8V
* Stresses exceed those listed under “Absolute Maximum Rating” may cause permanent damage to the
device. Functional operation of the device at conditions beyond those listed in the specification is not
guaranteed. Prolonged exposure to extreme conditions may affect device reliability or functionality.
Pin Name Pin Function
CS Chip Select
SCL Serial Clock
DI Serial Data Input
DO Serial Data Output
ORG Internal Organization
DC Don’t Connect
VCC Power Supply
GND Ground
Fremont Micro Devices 93C46/A, 93C56/A, 93C66/A
© 2013 Fremont Micro Devices Inc. Confidential Rev. 0.8 DS93CXX-A-page3
PIN DESCRIPTIONS
(A) SERIAL CLOCK (SCL)
The rising edge of this SCL input is to latch data into the EEPROM device while the rising edge of this
clock is to clock data out of the EEPROM device.
(B) CHIP SELECT (CS)
This is the chip select input signal for the serial EEPROM device. .
(C) SERIAL DATA INPUT (DI)
This is data input signal for the serial device.
(D) SERIAL DATA OUTPUT (DO)
This is data output signal for the serial device.
(E) INTERNAL ORGANIZATION (ORG)
This is internal organization input signal for the serial EEPROM device. When the ORG pin is
connected to VCC or unconnected the EEPROM is organized as 64/128/256 word of 16 bits each and
when ORG pin is connected to ground the EEPROM is organized as 128/256/512 byte of 8 bits each.
Typically, these signals are hardwired to either V
IH
or V
IL
. If left unconnected, they are internally
recognized as V
IH
.
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P23

FT93C56A-ISR-B

Mfr. #:
Buy FT93C56A-ISR-B
Manufacturer:
Description:
IC EEPROM 2K SPI 2MHZ 8SOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet