28 Copyright 2010 Cirrus Logic (All Rights Reserved) DS667F2
EP9307
ARM9 SOC with Ethernet, USB, Display and Touchscreen
Static Memory Single Write Wait Cycle
Parameter Symbol Min Typ Max Unit
WAIT to WRn deassert delay time
t
WRd
t
HCLK
× 2
-
t
HCLK
× 4
ns
CSn assert to WAIT time
t
WAITd
--
t
HCLK
× (WST1-2)
ns
WAIT assert time
t
WAITpw
t
HCLK
× 2
-
t
HCLK
× 510
ns
WAIT to CSn deassert delay time
t
CSnd
t
HCLK
× 3
-
t
HCLK
× 5
ns
Figure 15. Static Memory Single Write Wait Cycle Timing Measurement
CSn
WRn
RDn
DQMn
AD
DA
WAIT
t
WAITpw
t
WAITd
t
CSnd
t
WRd
DS667F2 Copyright 2010 Cirrus Logic (All Rights Reserved) 29
EP9307
ARM9 SOC with Ethernet, USB, Display and Touchscreen
Static Memory Turnaround Cycle
Notes: 1. X and Y represent any two chip select numbers.
2. IDCY occurs on read-to-write and write-to-read.
3. IDCY is honored when going from a asynchronous device (CSx) to a synchronous device (/SDCSy).
Parameter Symbol Min Typ Max Unit
CSnX deassert to CSnY assert time
t
BTcyc
-
t
HCLK
× (IDCY+1)
-ns
Figure 16. Static Memory Turnaround Cycle Timing Measurement
AD
CSnX
WRn
RDn
DQMn
DA
CSnY
t
BTcyc
WAIT
30 Copyright 2010 Cirrus Logic (All Rights Reserved) DS667F2
EP9307
ARM9 SOC with Ethernet, USB, Display and Touchscreen
Ethernet MAC Interface
STA - Station - Any device that contains an IEEE 802.11 conforming Medium Access Control (MAC) and physical layer
(PHY) interface to the wireless medium.
PHY - Ethernet physical layer interface.
Parameter Symbol
Min Typ Max
Unit
10 Mbit
mode
100 Mbit
mode
10 Mbit
mode
100 Mbit
mode
10 Mbit
mode
100 Mbit
mode
TXCLK cycle time
t
TX_per
--40040--ns
TXCLK high time
t
TX_high
140 14 200 20 260 26 ns
TXCLK low time
t
TX_low
140 14 200 20 260 26 ns
TXCLK to signal transition delay time
t
TXd
0 0 10 10 25 25 ns
TXCLK rise/fall time
t
TXrf
----55ns
RXCLK cycle time
t
RX_per
--40040--ns
RXCLK high time
t
RX_high
140 14 200 20 260 26 ns
RXCLK low time
t
RX_low
140 14 200 20 260 26 ns
RXDVAL / RXERR setup time
t
RXs
1010----ns
RXDVAL / RXERR hold time
t
RXh
1010----ns
RXCLK rise/fall time
t
RXrf
----55ns
MDC cycle time
t
MDC_per
--400400--ns
MDC high time
t
MDC_high
160160----ns
MDC low time
t
MDC_low
160160----ns
MDC rise/fall time
t
MDCrf
----55ns
MDIO setup time (STA sourced)
t
MDIOs
1010----ns
MDIO hold time (STA sourced)
t
MDIOh
1010----ns
MDC to MDIO signal transition delay time
(PHY sourced)
t
MDIOd
----300300ns

EP9307-IR

Mfr. #:
Manufacturer:
Cirrus Logic
Description:
Microprocessors - MPU IC Universal Platfrm ARM9 SOC Prcessor
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet