OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

95V842AFLFT

P1-P3P4-P6P7-P9
1
ICS95V842
0830B—11/24/08
Block Diagram
DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
Pin Configuration
Recommended Application:
1:2 DDRI Clock Driver
Product Description/Features:
• Low skew, low jitter PLL clock driver
• Feedback pins for input to output synchronization
• Spread Spectrum tolerant inputs
• With bypass mode mux
• Operating frequency 60 to 220 MHz
Switching Characteristics:
• CYCLE - CYCLE jitter: <75ps
• OUTPUT - OUTPUT skew: <60ps
• Period jitter: ±75ps
• Half-Period jitter: ±75ps
Functionality
STUPNISTUPTUO
etatSLLP
DDVATNI_KLCCNI_KLCTKLCCKLCTTUO_BFCTUO_BF
DNGL HLHL H
f
fO/dessapyB
DNGH LHLH L
f
fO/dessapyB
V5.2
)mon(
LHLHLH nO
V5.2
)mon(
HLHLHL nO
VDD2.5 1 16 GND
DDRT0 2 15 DDRC1
DDRC0 3 14 DDRT1
GND 4 13 VDD2.5
CLK_INT 5 12 FB_INC
CLK_INC 6 11 FB_INT
AVDD 7 10 FB_OUTT
AGND 8 9 FB_OUTC
16 pin SSOP
ICS95V842
PLL
FB_INT
FB_INC
CLK_INC
CLK_INT
FB_OUTT
FB_OUTC
DDRT (1:0)
DDRC
(1:0)
AVDD
2
ICS95V842
0830B—11/24/08
Pin Descriptions
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
1
VDD2.5
Power supply, nominal 2.5V
2
DDRT0
OUT
"True" Clock of differential pair output.
3
DDRC0
OUT
"Complementary" Clock of differential pair output.
4
GND
Ground pin.
5
CLK_INT
IN
"True" reference clock input.
6
CLK_INC
IN
"Complementary" reference clock input.
7
AVDD
3.3V Analog Power pin for Core PLL
8
AGND
Analog Ground pin for Core PLL
9 FB_OUTC OUT
Complement single-ended feedback output, dedicated external
feedback. It switches at the same frequency as other DDR outputs,
This output must be connect to FB_INC.
10 FB_OUTT OUT
True single-ended feedback output, dedicated external feedback. It
switches at the same frequency as other DDR outputs, This output
must be connect to FB_INT.
11 FB_INT IN
True single-ended feedback input, provides feedback signal to interna
l
PLL for synchronization with CLK_INT to eliminate phase error.
12 FB_INC IN
Complement single-ended feedback input, provides feedback signal to
internal PLL for synchronization with CLK_INT to eliminate phase
13
VDD2.5
Power supply, nominal 2.5V
14
DDRT1
OUT
"True" Clock of differential pair output.
15
DDRC1
OUT
"Complementary" Clock of differential pair output.
16 GND PWR Ground pin.
3
ICS95V842
0830B—11/24/08
Absolute Maximum Ratings
Supply Voltage: (VDD & AVDD) . . . . . . . . . . . . . . . . -0.5V to 3.6V
Input clamp current: I
IK
(VI < 0 or VI > VDD). . . . . . +/- 50mA
Output clamp current: I
OK
(VO < 0 or VO > VDD) . . +/- 50mA
Continuous output current: I
O
(VO = 0 to VDD) . . . . +/- 50mA
Package thermal impedance, theta JA: DGG package +89°C/Ω
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA
=
0
°C to
+
85
°C
;
Supply Voltage AVDD
,
VDD
=
2
.
5
V
+/-
0
.
2
V
(
unless otherwise stated
)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input High Current
I
IH
V
I
= V
DD
or GND
5µA
Input Low Current
I
IL
V
I
= V
DD
or GND
5µA
I
DD2.5
C
L
= 0pF, R
L
=
∞Ω
160 mA
I
DDPD
C
L
= 0pF, R
L
=
∞
Ω
100 µA
Output High Current I
OH
V
DD
= 2.3V, V
OUT
= 1V
-18 mA
Output Low Current
I
OL
V
DD
= 2.3V, V
OUT
= 1.2V
26 mA
High Impedance
Output Current
I
OZ
V
DD
=2.7V, Vout=V
DD
or GND
±10
µ
A
Input Clamp Voltage
V
IK
Iin = -18mA -1.2
V
V
DD
= min to max,
I
OH
= -1 mA
V
DD
- 0.1
V
V
DD
= 2.3V,
I
OH
= -12 mA
1.7 V
V
DD
= min to max
I
OL
=1 mA
0.1
V
DD
= 2.3V
I
OH
=12 mA
0.6 V
Input Capacitance
1
C
IN
VI = V
DD
or GND
3pF
Output Capacitance
1
C
OUT
VI = V
DD
or GND
3pF
1
Guaranteed by design and characterization, not 100% tested in production.
Operating Supply
Current
High-level output voltage
V
OH
Low-level output voltage
V
OL
P1-P3P4-P6P7-P9

95V842AFLFT

Mfr. #:
Buy 95V842AFLFT
Manufacturer:
IDT
Description:
Clock Drivers & Distribution 2.5V PHASE LOCK LOOP CLOCK
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet