KAF−09000
www.onsemi.com
6
PHYSICAL DESCRIPTION
Pin Description and Device Orientation
Figure 5. Pinout Diagram
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
LOD
SUB
V2
V2
V1
V1
N/C
N/C
SUB*
SUB*
SUB
OG
VDD
VOUT
VSS
RD
RG
N/C
V2
V2
V1
V1
SUB
N/C
N/C
N/C
SUB*
N/C
N/C
N/C
H2
H1
SUB
Pixel (1,1)
(3056,3056)
N/C
Notes: 1. Pins with the same name are to be tied together on the circuit board and have the same timing.
2. Unlike the KAF−16801, pins 9, 10, and, 25 are internally connected to SUB. They may be connected to SUB
on the printed circuit board or may be left floating.
Table 3. PIN DESCRIPTION
Pin Name Description
1 SUB Substrate
2 V2 Vertical CCD Clock − Phase 2
3 V2 Vertical CCD Clock − Phase 2
4 V1 Vertical CCD Clock − Phase 1
5 V1 Vertical CCD Clock − Phase 1
6 LOD Anti Blooming Drain
7 N/C No Connection
8 N/C No Connection
9 SUB* No Connection
10 SUB* No Connection
11 SUB Substrate
12 OG Output Gate
13 VDD Output Amplifier Supply
14 VOUT Video Output
15 VSS Output Amplifier Return
16 RD Reset Drain
17 RG Reset Gate
18 SUB Substrate
19 H1 Horizontal Phase 1
20 H2 Horizontal Phase 2
21 N/C No Connection
22 N/C No Connection
23 N/C No Connection
24 N/C No Connection
25 SUB* No Connection
26 N/C No Connection
27 N/C No Connection
28 N/C No Connection
29 N/C No Connection
30 SUB Substrate
31 V1 Vertical CCD Clock − Phase 1
32 V1 Vertical CCD Clock − Phase 1
33 V2 Vertical CCD Clock − Phase 2
34 V2 Vertical CCD Clock − Phase 2
*Unlike the KAF−16801, pins 9, 10, and, 25 are internally connected
to SUB. They may be connected to SUB on the printed circuit board
or must be left floating.
